参数资料
型号: EP1C6T240I8ES
厂商: Altera Corporation
英文描述: Cyclone FPGA Family Data Sheet
中文描述: 气旋的FPGA系列数据手册
文件页数: 51/104页
文件大小: 763K
代理商: EP1C6T240I8ES
Altera Corporation
January 2007
2–45
Preliminary
I/O Structure
Figure 2–32. Cyclone IOE in Bidirectional I/O Configuration
The Cyclone device IOE includes programmable delays to ensure zero
hold times, minimize setup times, or increase clock to output times.
A path in which a pin directly drives a register may require a
programmable delay to ensure zero hold time, whereas a path in which a
pin drives a register through combinatorial logic may not require the
delay. Programmable delays decrease input-pin-to-logic-array and IOE
input register delays. The Quartus II Compiler can program these delays
Chip-Wide Reset
OE Register
V
CCIO
Optio
n
al
PCI Clamp
Col
u
mn or Ro
w
Interconect
ioe_clk[5..0]
Inp
u
t Register
PRN
D
ENA
Inp
u
t Pin to
Inp
u
t Register Delay
or Inp
u
t Pin to
Logic Array Delay
Inp
u
t Pin to
Logic Array Delay
Dri
v
e Strength Control
Open-Drain O
u
tp
u
t
Sle
w
Control
sclr/preset
OE
clko
u
t
ce_o
u
t
aclr/prn
clkin
ce_in
P
r
og
r
ammable
Pull-Up
Re
s
i
s
to
r
Bu
s
Hold
PRN
CLRN
D
Q
O
u
tp
u
t Register
PRN
CLRN
D
Q
CLRN
Q
V
CCIO
com
b
_datain
data_in
ENA
ENA
O
u
tp
u
t
Pin Delay
相关PDF资料
PDF描述
EP1C6T256C6ES Cyclone FPGA Family Data Sheet
EP1C6T256C7ES Cyclone FPGA Family Data Sheet
EP1C6T256C8ES Cyclone FPGA Family Data Sheet
EP1C6T256I6ES Cyclone FPGA Family Data Sheet
EP1C6T256I7ES Cyclone FPGA Family Data Sheet
相关代理商/技术参数
参数描述
EP1F 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1F-B3G1 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1FB3G1S 制造商:World Products 功能描述:Electromechanical Relay SPDT 25A 12VDC 225Ohm Through Hole
EP1F-B3G1T 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1F-B3G1TT 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY