参数资料
型号: EP20K100BC324-1
厂商: ALTERA CORP
元件分类: PLD
英文描述: LOADABLE PLD, PBGA324
文件页数: 22/68页
文件大小: 975K
代理商: EP20K100BC324-1
29
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
7.
System Clock
7.1
Clock Systems and their Distribution
Figure 7-1 presents the principal clock systems in the AVR and their distribution. All of the clocks
need not be active at a given time. In order to reduce power consumption, the clocks to unused
modules can be halted by using different sleep modes, as described in “Power Management and
Sleep Modes” on page 41. The clock systems are detailed below.
Figure 7-1.
Clock Distribution AT90PWM2/3
General I/O
Modules
ADC
CPU Core
RAM
clk
I/O
AVR Clock
Control Unit
clk
CPU
Flash and
EEPROM
clk
FLASH
clk
ADC
Source Clock
Watchdog Timer
Watchdog
Oscillator
Reset Logic
Clock
Multiplexer
Watchdog Clock
Calibrated RC
Oscillator
(Crystal
Oscillator)
External Clock
PSC0/1/2
PLL
CLK
PLL
相关PDF资料
PDF描述
EP20K100BC324-2 LOADABLE PLD, PBGA324
EP20K100BC324-3 LOADABLE PLD, PBGA324
EP20K100BI324-1 LOADABLE PLD, PBGA324
EP20K100BI324-2 LOADABLE PLD, PBGA324
EP20K100BI324-3 LOADABLE PLD, PBGA324
相关代理商/技术参数
参数描述
EP20K100BC356-1 功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 416 Macro 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP20K100BC356-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100BC356-1V 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K100BC356-2 功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 416 Macro 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP20K100BC356-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA