参数资料
型号: EP20K200CB652C8
英文描述: 5V, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 32-PLCC
中文描述: 专用集成电路
文件页数: 13/114页
文件大小: 1623K
代理商: EP20K200CB652C8
Altera Corporation
11
APEX 20K Programmable Logic Device Family Data Sheet
Logic Array Block
Each LAB consists of 10 LEs, the LEs’ associated carry and cascade chains,
LAB control signals, and the local interconnect. The local interconnect
transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs.
The Quartus II Compiler places associated logic within an LAB or adjacent
LABs, allowing the use of a fast local interconnect for high performance.
Figure 3 shows the APEX 20K LAB.
APEX 20K devices use an interleaved LAB structure. This structure allows
each LE to drive two local interconnect areas. This feature minimizes use
of the MegaLAB and FastTrack interconnect, providing higher
performance and flexibility. Each LE can drive 29 other LEs through the
fast local interconnect.
Figure 3. LAB Structure
To/From
Adjacent LAB,
ESB, or IOEs
To/From
Adjacent LAB,
ESB, or IOEs
The 10 LEs in the LAB are driven by
two local interconnect areas. These LEs
can drive two local interconnect areas.
Local Interconnect
LEs drive local
MegaLAB, row,
and column
interconnects.
Column
Interconnect
Row
Interconnect
MegaLAB Interconnect
相关PDF资料
PDF描述
EP20K200CB652C9 ASIC
EP20K200CB652I7 5V, Byte Alterable EEPROM; Temperature Range: 0&degC to 70°C; Package: 32-PLCC
EP20K200CB652I8 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: 0&degC to 70°C; Package: 28-CerDIP
EP20K200CB652I9 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -40°C to 85°C; Package: 28-CerDIP
EP20K200CP208C9 ASIC
相关代理商/技术参数
参数描述
EP20K200CB652C9 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CB652I7 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CB652I8 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CB652I9 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CF484C7 制造商:Altera Corporation 功能描述:IC APEX 20KC FPGA 484FBGA 制造商:Altera Corporation 功能描述:IC FPGA 376 I/O 484FBGA