参数资料
型号: EP20K200CB652C8
英文描述: 5V, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 32-PLCC
中文描述: 专用集成电路
文件页数: 25/114页
文件大小: 1623K
代理商: EP20K200CB652C8
18
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 8. APEX 20K LE Operating Modes
Notes:
(1)
LEs in normal mode support register packing.
(2)
There are two LAB-wide clock enables per LAB.
(3)
When using the carry-in in normal mode, the packed register feature is unavailable.
(4)
A register feedback multiplexer is available on LE1 of each LAB.
(5)
The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for
LEs other than the second LE in an LAB.
(6)
The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.
PRN
CLRN
DQ
4-Input
LUT
Carry-In
(3)
Cascade-Out
Cascade-In
LE-Out
Normal Mode (1)
PRN
CLRN
DQ
Cascade-Out
Cascade-In
3-Input
LUT
Carry-In
3-Input
LUT
Carry-Out
Arithmetic Mode
Counter Mode
data1
(5)
data2
(5)
PRN
CLRN
DQ
Carry-In
LUT
3-Input
LUT
Carry-Out
data3 (data)
Cascade-Out
Cascade-In
LAB-Wide
Synchronous
Load
(6)
LAB-Wide
Synchronous
Clear
(6)
(4)
LE-Out
ENA
LAB-Wide
Clock Enable
(2)
ENA
LAB-Wide
Clock Enable
(2)
ENA
LAB-Wide
Clock Enable
(2)
data1
data2
data1
data2
data3
data4
相关PDF资料
PDF描述
EP20K200CB652C9 ASIC
EP20K200CB652I7 5V, Byte Alterable EEPROM; Temperature Range: 0&degC to 70°C; Package: 32-PLCC
EP20K200CB652I8 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: 0&degC to 70°C; Package: 28-CerDIP
EP20K200CB652I9 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -40°C to 85°C; Package: 28-CerDIP
EP20K200CP208C9 ASIC
相关代理商/技术参数
参数描述
EP20K200CB652C9 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CB652I7 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CB652I8 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CB652I9 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CF484C7 制造商:Altera Corporation 功能描述:IC APEX 20KC FPGA 484FBGA 制造商:Altera Corporation 功能描述:IC FPGA 376 I/O 484FBGA