收藏本站
参数资料
型号： EP20K200EFI484-2X
厂商： Altera
文件页数： 77/117页
文件大小： 0K
描述： IC APEX 20KE FPGA 200K 484-FBGA
产品培训模块： Three Reasons to Use FPGA's in Industrial Designs
标准包装： 60
系列： APEX-20K®
LAB/CLB数： 832
逻辑元件/单元数： 8320
RAM 位总计： 106496
输入/输出数： 376
门数： 404000
电源电压： 1.71 V ~ 1.89 V
安装类型： 表面贴装
工作温度： -40°C ~ 100°C
封装/外壳： 484-BGA
供应商设备封装： 484-FBGA（23x23）
其它名称： 544-2093
62
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Notes to Tables 23 through 26:
(1)
See the Operating Requirements for Altera Devices Data Sheet.
(2)
All APEX 20K devices are 5.0-V tolerant.
(3)
Minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 5.75 V for
input currents less than 100 mA and periods shorter than 20 ns.
(4)
Numbers in parentheses are for industrial-temperature-range devices.
(5)
Maximum VCC rise time is 100 ms, and VCC must rise monotonically.
(6)
All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before VCCINT and VCCIO are
powered.
(7)
Typical values are for TA= 25° C, VCCINT = 2.5 V, and VCCIO = 2.5 or 3.3 V.
(8)
These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on
page 62.
(9)
The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the
input buffers are 3.3-V PCI compliant when VCCIO and VCCINT meet the relationship shown in Figure 33 on page 68.
(10) The IOH parameter refers to high-level TTL, PCI or CMOS output current.
(11) The IOL parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins
as well as output pins.
(12) This value is specified for normal device operation. The value may vary during power-up.
(13) Pin pull-up resistance values will be lower if an external source drives the pin higher than VCCIO.
(14) Capacitance is sample-tested only.
Tables 27 through 30 provide information on absolute maximum ratings,
recommended operating conditions, DC operating conditions, and
capacitance for 1.8-V APEX 20KE devices.
Table 26. APEX 20K 5.0-V Tolerant Device Capacitance
Notes (2), (14)
Symbol
Parameter
Conditions
Min
Max
Unit
CIN
Input capacitance
VIN = 0 V, f = 1.0 MHz
8
pF
CINCLK
Input capacitance on dedicated
clock pin
VIN = 0 V, f = 1.0 MHz
12
pF
COUT
Output capacitance
VOUT = 0 V, f = 1.0 MHz
8
pF
Table 27. APEX 20KE Device Absolute Maximum Ratings
Note (1)
Symbol
Parameter
Conditions
Min
Max
Unit
VCCINT Supply voltage
With respect to ground (2)
–0.5
2.5
V
VCCIO
–0.5
4.6
V
VI
DC input voltage
–0.5
4.6
V
IOUT
DC output current, per pin
–25
25
mA
TSTG
Storage temperature
No bias
–65
150
° C
TAMB
Ambient temperature
Under bias
–65
135
° C
TJ
Junction temperature
PQFP, RQFP, TQFP, and BGA packages,
under bias
135
° C
Ceramic PGA packages, under bias
150
° C
相关PDF资料
PDF描述
EP20K200EFC484-1X IC APEX 20KE FPGA 200K 484-FBGA
EMC60DRYN-S13 CONN EDGECARD 120POS .100 EXTEND
EMC60DRYH-S13 CONN EDGECARD 120POS .100 EXTEND
RSC30DTEN CONN EDGECARD 60POS .100 EYELET
865625SLTLF CONN DSUB FEMAL 25POS CRIMP GOLD
相关代理商/技术参数
参数描述
EP20K200EFI484-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K200EFI672-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K200EFI672-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K200EFI672-2X 功能描述:IC APEX 20KE FPGA 200K 672-FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:APEX-20K® 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55）
EP20K200EFI672-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*