参数资料
型号: EP20K400FI672-3
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 现场可编程门阵列(FPGA)
文件页数: 33/114页
文件大小: 1623K
代理商: EP20K400FI672-3
Altera Corporation
25
APEX 20K Programmable Logic Device Family Data Sheet
Note:
(1)
This connection is supported in APEX 20KE devices only.
Product-Term Logic
The product-term portion of the MultiCore architecture is implemented
with the ESB. The ESB can be configured to act as a block of macrocells on
an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local
interconnect; therefore, it can be driven by the MegaLAB interconnect or
the adjacent LAB. Also, nine ESB macrocells feed back into the ESB
through the local interconnect for higher performance. Dedicated clock
pins, global signals, and additional inputs from the local interconnect
drive the ESB control signals.
In product-term mode, each ESB contains 16 macrocells. Each macrocell
consists of two product terms and a programmable register. Figure 13
shows the ESB in product-term mode.
Table 9. APEX 20K Routing Scheme
Source
Destination
Row
I/O Pin
Column
I/O Pin
LE
ESB
Local
Interconnect
MegaLAB
Interconnect
Row
FastTrack
Interconnect
Column
FastTrack
Interconnect
FastRow
Interconnect
Row I/O Pin
v
vvv
Column I/O
Pin
vv
LE
v
vvv
ESB
v
vvv
Local
Interconnect
vv
v
MegaLAB
Interconnect
v
Row
FastTrack
Interconnect
v
Column
FastTrack
Interconnect
vv
FastRow
Interconnect
v
相关PDF资料
PDF描述
EP20K400FI672-3ES FPGA
EP20K400GC655-1ES FPGA
EP20K400GC655-2ES RTC Module With CPU Supervisor
EP20K400GC655-3ES RTC Module With CPU Supervisor
EP20K400GI655-1 RTC Module With CPU Supervisor
相关代理商/技术参数
参数描述
EP20K400FI672-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K400GC655-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K400GC655-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K400GC655-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K400GC655-3 制造商:Rochester Electronics LLC 功能描述:- Bulk