参数资料
型号: EP9315-CBZ
厂商: CIRRUS LOGIC INC
元件分类: 微控制器/微处理器
英文描述: Enhanced Universal Platform System-on-Chip Processor
中文描述: 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352
封装: 27 X 27 MM, LEAD FREE, PLASTIC, MO-151BAL-2, BGA-352
文件页数: 11/64页
文件大小: 1031K
代理商: EP9315-CBZ
DS638PP4
Copyright 2005 Cirrus Logic (All Rights Reserved)
11
EP9315
Enhanced Universal Platform SOC Processor
Note:
Port F defaults as PCMCIA pins. Port F must be
configured by software to be used as GPIO.
Reset and Power Management
The chip may be reset through the PRSTn pin or through
the open drain common reset pin, RSTOn.
Clocks are managed on a peripheral-by-peripheral basis
and may be turned off to conserve power.
The processor clock is dynamically adjustable from 0 to
200 MHz (184 MHz for industrial conditions).
Hardware Debug Interface
The JTAG interface allows use of ARM’s Multi-ICE or
other in-circuit emulators.
Note:
The JTAG interface does not support boundary scan.
Internal Boot ROM
The Internal 16-kbyte ROM allows booting from FLASH
memory, SPI or UART. Consult the EP93xx User’s
Manual for operational details
12-channel DMA Controller
The DMA module contains 12 separate DMA channels.
Ten of these may be used for peripheral-to-memory or
memory-to-peripheral access. Two of these are
dedicated to memory-to-memory transfers. Each DMA
channel is connected to the 16-bit DMA request bus.
The request bus is a collection of requests, Serial Audio,
and UARTs. Each DMA channel can be used
independently or dedicated to any request signal. For
each DMA channel, source and destination addressing
can be independently programmed to increment,
decrement, or stay at the same value. All DMA
addresses are physical, not virtual addresses.
PCMCIA Interface
The EP9315 has a single PCMCIA port which can be
used to access either 8 or 16-bit devices.
Table P. General Purpose Input/Output Pin Assignment
Pin Mnemonic
Pin Name - Description
EGPIO[15:0]
Expanded General Purpose Input / Output
Pins with Interrupts
FGPIO[7:0]
Expanded General Purpose Input / Output
Pins with Interrupts
Table Q. Reset and Power Management Pin Assignments
Pin Mnemonic
Pin Name - Description
PRSTn
Power On Reset
RSTOn
User Reset In/Out – Open Drain –
Preserves Real Time Clock value
Table R. Hardware Debug Interface
Pin Mnemonic
Pin Name - Description
TCK
JTAG Clock
TDI
JTAG Data In
TDO
JTAG Data Out
TMS
JTAG Test Mode Select
TRSTn
JTAG Port Reset
Table S. PCMCIA Interface
Pin Mnemonic
Pin Name - Description
VS1
Voltage sense
VS2
Voltage sense
MCD1
Card detect
MCD2
Card detect
MCBVD1
Voltage detection / status change
MCBVD2
Voltage detection
MCDIR
Data transceiver direction control
MCDAENn
Data bus transceiver enable
MCADENn
Address bus transceiver enable
MCREGn
Memory card register
MCEHn
Memory card high byte select
MCELn
Memory card low byte select
IORDn
I/O card read
IOWRn
I/O card write
MCRDn
Memory card read
MCWRn
Memory card write
READY
Ready / interrupt
WP
Write protect
MCWAITn
Wait Input
MCRESETn
Card reset
相关PDF资料
PDF描述
EPA480C-SOT89 DC-6GHz High Efficiency Heterojunction Power FET
EPA480 DC-6GHz High Efficiency Heterojunction Power FET
EPB025A Low Noise High Gain Heterojunction FET
EPC16 Configuration Devices for SRAM-Based LUT Devices
EPC2 Configuration Devices for SRAM-Based LUT Devices
相关代理商/技术参数
参数描述
EP9315-EB 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Enhanced Universal Platform System-on-Chip Processor
EP9315-EBZ 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Enhanced Universal Platform System-on-Chip Processor
EP9315IB 制造商:Cirrus Logic 功能描述:
EP9315-IB 功能描述:微处理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
EP9315-IBZ 功能描述:微处理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324