- 您现在的位置：买卖IC网 > PDF目录362743 > EP9315-CBZ (CIRRUS LOGIC INC) Enhanced Universal Platform System-on-Chip Processor PDF资料下载
参数资料
| 型号： | EP9315-CBZ |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | Enhanced Universal Platform System-on-Chip Processor |
| 中文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352 |
| 封装： | 27 X 27 MM, LEAD FREE, PLASTIC, MO-151BAL-2, BGA-352 |
| 文件页数： | 9/64页 |
| 文件大小： | 1031K |
| 代理商： | EP9315-CBZ |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
DS638PP4
Copyright 2005 Cirrus Logic (All Rights Reserved)
9
EP9315
Enhanced Universal Platform SOC Processor
Universal Asynchronous
Receiver/Transmitters (UARTs)
Three 16550-compatible UARTs are supplied. Two
provide asynchronous HDLC (High-level Data Link
Control) protocol support for full-duplex transmit and
receive. The HDLC receiver handles framing, address
matching, CRC checking, control-octet transparency, and
optionally passes the CRC to the host at the end of the
packet. The HDLC transmitter handles framing, CRC
generation, and control-octet transparency. The host
must
assemble
the
frame
transmission. The HDLC receiver and transmitter use the
UART FIFOs to buffer the data streams. A third IrDA
-
compatible UART is also supplied.
in
memory
before
UART1 supports modem bit rates up to 115.2 Kbps,
supports HDLC and includes a 16-byte FIFO for
receive and a 16-byte FIFO for transmit. Interrupts are
generated on Rx, Tx, and modem status change.
UART2 contains an IrDA encoder operating at either
the slow (up to 115 Kbps), medium (0.576 or 1.152
Mbps), or fast (4 Mbps) IR data rates. It also has a 16-
byte FIFO for receive and a 16-byte FIFO for transmit.
UART3 supports HDLC and includes a 16-byte FIFO
for receive and a 16-byte FIFO for transmit. Interrupts
are generated on Rx and Tx.
Triple Port USB Host
The USB Open Host Controller Interface (Open HCI)
provides full speed serial communications ports at a
baud rate of 12 Mbits/sec. Up to 127 USB devices
(printer, mouse, camera, keyboard, etc.) and USB hubs
can be connected to the USB host in the USB “tiered-
start” topology.
This includes the following features:
Compliance with the USB 2.0 specification
Compliance with the Open HCI Rev 1.0 specification
Supports both low speed (1.5 Mbps) and full speed
(12 Mbps) USB device connections
Root HUB integrated with 3 downstream USB ports
Transceiver buffers integrated, over-current protection
on ports
Supports power management
Operates as a master on the bus
The Open HCI host controller initializes the master DMA
transfer with the AHB bus:
Fetches endpoint descriptors and transfer descriptors
Accesses endpoint data from system memory
Accesses the HC communication area
Writes status and retire transfer descriptor
Two-wire Interface
The two-wire interface provides communication and
control for synchronous-serial-driven devices.
Table I. Universal Asynchronous Receiver/Transmitters Pin
Assignments
Pin Mnemonic
Pin Name - Description
TXD0
UART1 Transmit
RXD0
UART1 Receive
CTSn
UART1 Clear To Send /
Transmit Enable
DSRn / DCDn
UART1 Data Set Ready /
Data Carrier Detect
DTRn
UART1 Data Terminal Ready
RTSn
UART1 Ready To Send
EGPIO[0] / RI
UART1 Ring Indicator
TXD1 / SIROUT
UART2 Transmit /
IrDA Output
RXD1 / SIRIN
UART2 Receive / IrDA Input
TXD2
UART3 Transmit
RXD2
UART3 Receive
EGPIO[3] / TENn
HDLC3 Transmit Enable
Table J. Triple Port USB Host Pin Assignments
Pin Mnemonic
Pin Name - Description
USBp[2:0]
USB Positive signals
USBm[2:0]
USB Negative Signals
Table K. Two-Wire Port with EEPROM Support Pin Assignments
Pin Mnemonic
Pin Name - Description
Alternative
Usage
EECLK
Two-Wire Interface Clock
General
Purpose I/O
EEDATA
Two-Wire Interface Data
General
Purpose I/O
相关PDF资料 |
PDF描述 |
|---|---|
| EPA480C-SOT89 | DC-6GHz High Efficiency Heterojunction Power FET |
| EPA480 | DC-6GHz High Efficiency Heterojunction Power FET |
| EPB025A | Low Noise High Gain Heterojunction FET |
| EPC16 | Configuration Devices for SRAM-Based LUT Devices |
| EPC2 | Configuration Devices for SRAM-Based LUT Devices |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP9315-EB | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Enhanced Universal Platform System-on-Chip Processor |
| EP9315-EBZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Enhanced Universal Platform System-on-Chip Processor |
| EP9315IB | 制造商:Cirrus Logic 功能描述: |
| EP9315-IB | 功能描述:微处理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| EP9315-IBZ | 功能描述:微处理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。