- 您现在的位置：买卖IC网 > PDF目录19837 > EPM9560ARI240-10 (Altera)IC MAX 9000 CPLD 560 240-RQFP PDF资料下载
参数资料
| 型号： | EPM9560ARI240-10 |
| 厂商： | Altera |
| 文件页数： | 13/46页 |
| 文件大小： | 0K |
| 描述： | IC MAX 9000 CPLD 560 240-RQFP |
| 产品变化通告： | Package Change 30/Jun/2010 |
| 标准包装： | 24 |
| 系列： | Max® 9000 |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 10.0ns |
| 电压电源 - 内部： | 4.5 V ~ 5.5 V |
| 逻辑元件/逻辑块数目： | 35 |
| 宏单元数： | 560 |
| 门数： | 12000 |
| 输入/输出数： | 191 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 240-BFQFP 裸露焊盘 |
| 供应商设备封装： | 240-RQFP（32x32） |
| 包装： | 托盘 |
| 其它名称： | 544-2365 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
20
Altera Corporation
MAX 9000 Programmable Logic Device Family Data Sheet
Programming Sequence
During in-system programming, instructions, addresses, and data are
shifted into the MAX 9000 device through the TDI input pin. Data is
shifted out through the TDO output pin and compared against the
expected data.
Programming a pattern into the device requires the following six ISP
stages. A stand-alone verification of a programmed pattern involves only
stages 1, 2, 5, and 6.
1.
Enter ISP. The enter ISP stage ensures that the I/O pins transition
smoothly from user mode to ISP mode. The enter ISP stage requires
1ms.
2.
Check ID. Before any program or verify process, the silicon ID is
checked. The time required to read this silicon ID is relatively small
compared to the overall programming time.
3.
Bulk Erase. Erasing the device in-system involves shifting in the
instructions to erase the device and applying one erase pulse of
100 ms.
4.
Program. Programming the device in-system involves shifting in the
address and data and then applying the programming pulse to
program the EEPROM cells. This process is repeated for each
EEPROM address.
5.
Verify. Verifying an Altera device in-system involves shifting in
addresses, applying the read pulse to verify the EEPROM cells, and
shifting out the data for comparison. This process is repeated for
each EEPROM address.
6.
Exit ISP. An exit ISP stage ensures that the I/O pins transition
smoothly from ISP mode to user mode. The exit ISP stage requires
1ms.
Programming Times
The time required to implement each of the six programming stages can
be broken into the following two elements:
■
A pulse time to erase, program, or read the EEPROM cells.
■
A shifting time based on the test clock (TCK) frequency and the
number of TCK cycles to shift instructions, address, and data into the
device.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4253IGN#PBF | IC HOT SWAP CONTRLR -48V 16-SSOP |
| ISL61851ECBZ | IC USB PWR CTRLR DUAL 8SOIC |
| VI-2WX-CY-F4 | CONVERTER MOD DC/DC 5.2V 50W |
| EPM7256AEFI256-7 | IC MAX 7000 CPLD 256 256-FBGA |
| TIM226K035P0Z | CAP TANT 22UF 35V 10% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPM9560BI356-15 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| EPM9560BI356-20 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| EPM9560GI280-15 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| EPM9560GI280-20 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| EPM9560RC208-15 | 制造商:Altera Corporation 功能描述:IC MAX |
发布紧急采购，3分钟左右您将得到回复。