- 您现在的位置：买卖IC网 > PDF目录16559 > EV-ADF4156SD1Z (Analog Devices Inc)BOARD EVAL FOR ADF4156 PDF资料下载
参数资料
| 型号： | EV-ADF4156SD1Z |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADF4156 |
| 标准包装： | 1 |
| 主要目的： | 计时，频率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4156 |
| 主要属性： | 单路分数-N PLL |
| 次要属性： | 6.2GHz |
| 已供物品： | 板，CD |
ADF4156
Data Sheet
Rev. E | Page 16 of 24
CLK DIV REGISTER, R4
With the control bits (Bits[2:0]) of Register R3 set to 100, the
on-chip clock divider register (R4) is programmed. Figure 21
shows the input data format for programming this register.
12-Bit Clock Divider Value
The 12-bit clock divider value sets the timeout counter for
activation of the fast-lock mode or a phase resync. See the Phase
Resync section for more information.
Clock Divider Mode
DB[20:19] control the mode of the clock divider in the ADF4156.
These bits should be set to 01 to activate the fast-lock mode, or
to 10 to activate a phase resync. In most applications, neither a
fast lock nor a phase resync is required. In this case, DB[20:19]
should be set to 00.
RESERVED BITS
All reserved bits should be set to 0 for normal operation.
INITIALIZATION SEQUENCE
After powering up the part, the correct register programming
sequence is as follows:
1. CLK DIV register (R4)
2. Function register (R3)
3. MOD/R register (R2)
4. Phase register (R1)
5. FRAC/INT register (R0)
DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2
DB1
DB0
0
M2
M1
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
R4
R3
R2
R1
C3(1) C2(0) C1(0)
CONTROL
BITS
RESERVED
CLK
DIV
MODE
12-BIT CLOCK DIVIDER VALUE
M2
M1
CLK DIV MODE
0
CLK DIV OFF
0
1
FAST-LOCK MODE
1
0
RESYNC TIMER ENABLED
1
RESERVED
D12
D11
.......... D2
D1
CLOCK DIVIDER VALUE
0
.......... 0
0
.......... 0
1
0
.......... 1
0
2
0
.......... 1
1
3
.
.......... .
.
.......... .
.
.......... .
.
1
.......... 0
0
4092
1
.......... 0
1
4093
1
.......... 1
0
4094
1
.......... 1
1
4095
05863-
015
Figure 21. CLK DIV Register (R4) Map
相关PDF资料 |
PDF描述 |
|---|---|
| GEM22DTBT | CONN EDGECARD 44POS R/A .156 SLD |
| GEM22DTAT | CONN EDGECARD 44POS R/A .156 SLD |
| V48C24E150BL3 | CONVERTER MOD DC/DC 24V 150W |
| GSM12DSES | CONN EDGECARD 24POS .156 EYELET |
| MCP100T-485I/TT | IC SUPERVISOR ACTIVE LOW SOT23-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EV-ADF4157SD1Z | 功能描述:BOARD EVAL FOR ADF4157 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EV-ADF4159EB1Z | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADF4159 |
| EV-ADF4159EB2Z | 制造商:Analog Devices 功能描述:13GHZFRAC-NPLL+ADF55XXVCO+3VADM - Boxed Product (Development Kits) |
| EV-ADF4159EB3Z | 制造商:Analog Devices 功能描述:EVALUATIONBOARD - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADF4159 制造商:Analog Devices 功能描述:Clock & Timer Development Tools ADF4159 EVAL BRD |
| EV-ADF4360-0EB1Z | 功能描述:BOARD EVAL FOR ADF4360-0 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
发布紧急采购，3分钟左右您将得到回复。