- 您现在的位置：买卖IC网 > PDF目录17075 > EVAL-AD5371EBZ (Analog Devices Inc)BOARD EVAL FOR AD5371 PDF资料下载
参数资料
| 型号： | EVAL-AD5371EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/29页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD5371 |
| 产品培训模块： | DAC Architectures |
| 标准包装： | 1 |
| DAC 的数量： | 40 |
| 位数： | 14 |
| 采样率（每秒）： | 540k |
| 数据接口： | 串行 |
| 设置时间： | 20µs |
| DAC 型： | 电压 |
| 工作温度： | -40°C ~ 85°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5371 |
| 相关产品： | AD5371BSTZ-REEL-ND - IC DAC 14BIT 40CH SER 80-LQFP AD5371BBCZ-REELTR-ND - IC DAC 14BIT 40CH SER 100-CSPBGA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD5371
Rev. B | Page 22 of 28
SERIAL INTERFACE
The AD5371 contains two high speed serial interfaces: an SPI-
compatible interface operating at clock frequencies up to 50 MHz
(20 MHz for read operations) and an LVDS interface. To minimize
both the power consumption of the device and the on-chip digital
noise, the interface powers up fully only when the device is being
written to, that is, on the falling edge of SYNC.
SPI INTERFACE
The serial interface is 2.5 V LVTTL-compatible when operating
from a 2.5 V to 3.6 V DVCC supply. The SPI interface is selected
when the SPI/LVDS pin is held low. It is controlled by four pins,
as described in Table 11.
Table 11. Pins That Control the SPI Interface
Pin
Description
SYNC
Frame synchronization input
SDI
Serial data input pin
SCLK
Clocks data in and out of the device
SDO
Serial data output pin for data readback
When the SPI mode is used, the SYNC, SDI, and SCLK pins
should be connected to DGND either directly or by using pull-
down resistors.
LVDS INTERFACE
The LVDS interface uses the same input pins, with the same
designations, as the SPI interface; however, SDO is not used. In
addition, three other pins are provided for the complementary
signals needed for differential operation, as described in Table 12.
Table 12. Pins That Control the LVDS Interface
Pin
Description
SYNC
Differential frame synchronization signal
SYNC
Differential frame synchronization signal
(complement)
SDI
Differential serial data input
SDI
Differential serial data input (complement)
SCLK
Differential serial clock input
SCLK
Differential serial clock input (complement)
SPI WRITE MODE
The AD5371 allows writing of data via the serial interface to
every register directly accessible to the serial interface, that is,
all registers except the X2A, X2B, and DAC registers. The X2A
and X2B registers are updated when the user writes to the X1A,
X1B, M, or C register, and the DAC data registers are updated
by LDAC.
The serial word (see Table 13) is 24 bits long: 14 of these bits are
data bits; six bits are address bits; two bits are mode bits that
determine what is done with the data; and two bits are reserved.
The serial interface works with both a continuous and a burst
(gated) serial clock. Serial data applied to SDI is clocked into
the AD5371 by clock pulses applied to SCLK. The first falling
edge of SYNC starts the write cycle. At least 24 falling clock edges
must be applied to SCLK to clock in 24 bits of data before SYNC
is taken high again. If SYNC is taken high before the 24th falling
clock edge, the write operation is aborted.
If a continuous clock is used, SYNC must be taken high before
the 25th falling clock edge. This inhibits the clock within the
AD5371. If more than 24 falling clock edges are applied before
SYNC is taken high again, the input data becomes corrupted. If
an externally gated clock of exactly 24 pulses is used, SYNC can
be taken high any time after the 24th falling clock edge.
The input register addressed is updated on the rising edge of
SYNC. For another serial transfer to take place, SYNC must be
taken low again.
Table 13. Serial Word Bit Assignment
I23
I22
I21
I20
I19
I18
I17
I16
I15
I14
I13
I12
I11
I10
I9
I8
I7
I6
I5
I4
I3
I2
M1
M0
A5
A4
A3
A2
A1
A0
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
1 Bit I1 and Bit I0 are reserved for future use and should be set to 0 when writing the serial word. These bits read back as 0.
相关PDF资料 |
PDF描述 |
|---|---|
| EMC05DRTF-S13 | CONN EDGECARD 10POS .100 EXTEND |
| SC53LC-470 | INDUCTOR SMD 47UH 0.62A 100KHZ |
| V375C2E50BF | CONVERTER MOD DC/DC 2V 50W |
| 101-1102 | KIT DEV RABBIT RCM4100 INTL |
| RCC17DRXN | CONN EDGECARD 34POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD5372EBZ | 功能描述:BOARD EVAL FOR AD5372 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5373EBZ | 功能描述:BOARD EVAL FOR AD5373 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5379EB | 制造商:AD 制造商全称:Analog Devices 功能描述:40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC |
| EVAL-AD5379EBZ | 功能描述:BOARD EVALUATION FOR AD5379 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5380EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。