- 您现在的位置：买卖IC网 > PDF目录16569 > EVAL-AD5930EBZ (Analog Devices Inc)BOARD EVAL FOR AD5930 PDF资料下载
参数资料
| 型号： | EVAL-AD5930EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/28页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD5930 |
| 标准包装： | 1 |
| 主要目的： | 计时，波形发生器 |
| 已用 IC / 零件： | AD5930 |
| 次要属性： | 串行接口 |
| 已供物品： | 板，线缆 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
AD5930
Rev. | Page 23 of 28
AD5930 TO 68HC11/68L11 INTERFACE
Figure 37 shows the serial interface between the AD5930 and
the 68HC11/68L11 controller. The controller is configured as
the master by setting bit MSTR in the SPCR to 1, which
provides a serial clock on SCK while the MOSI output drives
the serial data line SDATA. Since the controller does not have
a dedicated frame sync pin, the FSYNC signal is derived from a
port line (PC7). The setup conditions for correct operation of
the interface are as follows:
1. SCK idles high between write operations (CPOL = 0)
2. Data is valid on the SCK falling edge (CPHA = 1)
When data is being transmitted to the AD5930, the FSYNC line
is taken low (PC7). Serial data from the 68HC11/68L11 is
transmitted in 8-bit bytes with only eight falling clock edges
occurring in the transmit cycle. Data is transmitted MSB first.
In order to load data into the AD5930, PC7 is held low after the
first 8 bits are transferred and a second serial write operation is
performed to the AD5930. Only after the second 8 bits have
been transferred should FSYNC be taken high again.
AD59301
68HC11/68L111
1ADDITIONAL PINS OMITTED FOR CLARITY.
PC7
MOSI
SCK
FSYNC
05333-
039
SDATA
SCLK
Figure 37. 68HC11/68L11 to AD5930 Interface
AD5930 TO 80C51/80L51 INTERFACE
Figure 38 shows the serial interface between the AD5930 and
the 80C51/80L51 controller. The controller is operated in
mode 0 so that TXD of the 80C51/80L51 drives SCLK of the
AD5930, while RXD drives the serial data line SDATA. The
FSYNC signal is again derived from a bit programmable pin on
the port (P3.3 being used in the diagram). When data is to be
transmitted to the AD5930, P3.3 is taken low. The 80C51/80L51
transmits data in 8-bit bytes, thus, only eight falling SCLK edges
occur in each cycle. To load the remaining 8 bits to the AD5930,
P3.3 is held low after the first 8 bits have been transmitted, and
a second write operation is initiated to transmit the second byte
of data. P3.3 is taken high following the completion of the
second write operation. SCLK should idle high between the two
write operations. The 80C51/80L51 outputs the serial data in an
LSB first format. The AD5930 accepts the MSB first (the 4
MSBs being the control information, the next 4 bits being the
address while the 8 LSBs contain the data when writing to a
destination register). Therefore, the transmit routine of the
80C51/80L51 must take this into account and rearrange the bits
so that the MSB is output first.
AD59301
80C51/80L511
1ADDITIONAL PINS OMITTED FOR CLARITY.
P3.3
RXD
TXD
FSYNC
05333-
040
SDATA
SCLK
Figure 38. 80C51/80L51 to AD5930 Interface
AD5930 TO DSP56002 INTERFACE
Figure 39 shows the interface between the AD5930 and the
DSP56002. The DSP56002 is configured for normal mode,
asynchronous operation with a gated internal clock (SYN = 0,
GCK = 1, SCKD = 1). The frame sync pin is generated internally
(SC2 = 1), the transfers are 16 bits wide (WL1 = 1, WL0 = 0), and
the frame sync signal frames the 16 bits (FSL = 0). The frame
sync signal is available on Pin SC2, but needs to be inverted
before being applied to the AD5930. The interface to the
DSP56000/DSP56001 is similar to that of the DSP56002.
AD59301
DSP560021
1ADDITIONAL PINS OMITTED FOR CLARITY.
SC2
STD
SCK
FSYNC
05333-
041
SDATA
SCLK
Figure 39. DSP56002 to AD5930 Interface
B
相关PDF资料 |
PDF描述 |
|---|---|
| EBC31DCMI-S288 | CONN EDGECARD 62POS .100 EXTEND |
| A3DDB-1618G | IDC CABLE- AKR16B/AE16G/AKR16B |
| A1CXB-3436G | IDC CABLE- AKC34B/AE34G/X |
| GCM18DTBI | CONN EDGECARD 36POS R/A .156 SLD |
| H3CKH-1436G | IDC CABLE - HKC14H/AE14G/HPK14H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD5932EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| EVAL-AD5932EBZ | 功能描述:BOARD EVAL FOR AD5932 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVALAD5933EB | 制造商:AD 制造商全称:Analog Devices 功能描述:Evaluation Board for the 1 MSPS 12-Bit Impedance Converter Network Analyzer |
| EVAL-AD5933EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD5933EB-U1 | 制造商:Analog Devices 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。