- 您现在的位置：买卖IC网 > PDF目录17048 > EVAL-AD7194EBZ (Analog Devices Inc)EVAL BOARD FOR AD7194 PDF资料下载
参数资料
| 型号： | EVAL-AD7194EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 42/57页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR AD7194 |
| 设计资源： | EVAL-AD7zzzEBZ Schematic AD7194 Gerber Files |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 工作温度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7194 |
| 已供物品： | 板，线缆 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
AD7194
Data Sheet
Rev. A | Page 46 of 56
The 50 Hz/60 Hz rejection can be improved by setting the
REJ60 bit in the mode register to 1. With FS[9:0] set to 96 and
REJ60 set to 1, the filter response shown in Figure 52 is achieved.
The output data rate is unchanged but the 50 Hz/60 Hz ± 1 Hz
rejection improves to 73 dB typically.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
25
50
75
100
125
150
FREQUENCY (Hz)
FI
L
T
E
R
G
AI
N
(
d
B)
08566-
051
Figure 52. Sinc3 Filter Response
(FS[9:0] = 96, Chop Enabled, REJ60 = 1)
FAST SETTLING MODE (SINC4 FILTER)
In fast settling mode, the settling time is close to the inverse of
the first filter notch; therefore, the user can achieve 50 Hz and/or
60 Hz rejection at an output data rate close to 1/50 Hz or 1/60 Hz.
The settling time is equal to 1/output data rate. Therefore, the
conversion time is constant when converting on a single channel
or when converting on several channels. There is no added
latency when switching channels.
Enable the fast settling mode using Bit AVG1 and Bit AVG0 in
the mode register. In fast settling mode, a postfilter is included
after the sinc4 filter. The postfilter averages by 2, 8, or 16,
depending on the settings of the AVG1 and AVG0 bits.
SINC3/SINC4
POST FILTER
MODULATOR
ADC
CHOP
08566-
052
Figure 53. Fast Settling Mode, Sinc4 Filter
Output Data Rate and Settling Time, Sinc4 Filter
With chop disabled, the output data rate is
fADC = fCLK/((4 + Avg 1)× 1024 × FS[9:0])
(1)
where:
fADC is the output data rate.
fCLK is the master clock (4.92 MHz nominal).
Avg is the average.
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
If AVG1 = AVG0 = 0, the fast settling mode is not enabled. In
this case, Equation 1 is not relevant.
The settling time is equal to
tSETTLE = 1/fADC
Table 34 lists sample FS words and the corresponding output
data rates and settling times.
Table 34. Examples of Output Data Rates and the
Corresponding Settling Time (Fast Settling Mode, Sinc4)
FS[9:0]
Average
Output Data
Rate (Hz)
Settling
Time (ms)
96
16
2.63
380
30
16
8.4
118.75
6
16
42.1
23.75
5
16
50.53
19.79
When the analog input channel is changed, there is no
additional delay in generating valid conversions—the device
functions as a zero latency ADC.
CHANNEL
CONVERSIONS
CHANNEL A
CH A CH A CH A
CH B
CH B CH B
CHANNEL B
1/
fADC
CH B
08566-
053
Figure 54. Fast Settling, Sinc4 Filter
When the device is converting on a single channel and a step
change occurs on the analog input, the ADC does not detect the
change and continues to output conversions. If the step change
is synchronized with the conversion, only fully settled results
are output from the ADC. However, if the step change is asyn-
chronous to the conversion process, there is one intermediate
result, which is not completely settled (see Figure 55).
ANALOG
INPUT
ADC
OUTPUT
VALID
1/
fADC
08566-
054
Figure 55. Step Change on Analog Input, Sinc4 Filter
The output data rate is the same for chop enabled and chop
disabled in fast settling mode. However, when chop is enabled,
the settling time equals
tSETTLE = 2/fADC
Therefore, if chop is enabled, the sinc4 filter is selected, FS[9:0]
is set to 6, and averaging by 16 is enabled. The output data rate
is equal to 42.1 Hz when the master clock equals 4.92 MHz.
Therefore, the conversion time equals 1/42.10 Hz or 23.75 ms and
the settling time is equal to 47.5 ms.
50 Hz/60 Hz Rejection, Sinc4 Filter
Figure 56 shows the frequency response when FS[9:0] is set to 6
and the postfilter averages by 16. This gives an output data rate
相关PDF资料 |
PDF描述 |
|---|---|
| ECC22DCMT-S288 | CONN EDGECARD 44POS .100 EXTEND |
| 0210490257 | CABLE JUMPER 1.25MM .051M 20POS |
| ADR445ARMZ-REEL7 | IC VREF SERIES PREC 5V 8-MSOP |
| RBC19DRYN-S13 | CONN EDGECARD 38POS .100 EXTEND |
| HKQ0603S0N7C-T | INDUCTOR HI FREQ 0.7NH 0201 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7195EBZ | 功能描述:BOARD EVAL FOR AD7195 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-AD7262EDZ | 功能描述:BOARD EVAL CONTROL AD7262 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7264EDZ | 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7265CB | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVAL-AD7265CB1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
发布紧急采购，3分钟左右您将得到回复。