- 您现在的位置：买卖IC网 > PDF目录17036 > EVAL-AD7262EDZ (Analog Devices Inc)BOARD EVAL CONTROL AD7262 PDF资料下载
参数资料
| 型号： | EVAL-AD7262EDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/33页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL CONTROL AD7262 |
| 标准包装： | 1 |
| ADC 的数量： | 2 |
| 位数： | 12 |
| 采样率（每秒）： | 1M |
| 数据接口： | 串行 |
| 输入范围： | 5 Vpp |
| 在以下条件下的电源（标准）： | 120mW @ 1MSPS |
| 工作温度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7262 |
| 已供物品： | 板，CD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
AD7262
Rev. 0 | Page 25 of 32
SERIAL INTERFACE
the serial interfacing of the AD7262/AD7262-5. The serial clock
provides the conversion clock and controls the transfer of
information from the AD7262/AD7262-5 after the conversion.
The AD7262/AD7262-5 has two output pins corresponding to
each ADC. Data can be read from the AD7262/AD7262-5 using
both DOUTA and DOUTB. Alternatively, a single output pin of the
user’s choice can be used. The SCLK input signal provides the
clock source for the serial interface.
The falling edge of CS puts the track-and-hold into hold mode,
at which point the analog input is sampled. The conversion is
also initiated at this point and requires a minimum of 19 SCLKs
to complete. The DOUTx lines remain in three-state while the
conversion is taking place. On the 19th SCLK falling edge, the
AD7262/AD7262-5 return to track mode and the DOUTA and
DOUTB lines are enabled. The data stream consists of 12 bits of
data, MSB first.
The MSB of the conversion result is clocked out on the 19th
SCLK falling edge to be read by the microcontroller or DSP on
either the subsequent SCLK falling edge (20th falling edge) or
the 20th SCLK rising edge. The choice of whether to read on the
rising or falling SCLK edge depends on the SCLK frequency
being used. When the maximum SCLK frequency of 40 MHz is
used with a VDRIVE voltage of 5 V, the maximum specified access
time (t4) is 23 ns, resulting in 2 ns of setup time, which may not
be sufficient for most DSPs or microcontrollers. Under these
conditions, it is recommended to use the rising SCLK edge to
read the data. In this case, the MSB of the conversion result is
clocked out on the 19th SCLK falling edge to be read on the 20th
SCLK rising edge, as shown in Figure 33. The remaining data is
then clocked out by subsequent SCLK falling edges. When using
a 40 MHz SCLK frequency, the 20th falling clock edge on the
serial clock clocks out the second data bit, which is provided for
reading on the 21st SCLK rising edge. The remainder of the 12-bit
result follows, with the final bit in the data transfer being valid
on the 31st rising edge. The LSB is provided on the 30th falling
clock edge.
An alternative to reading on the rising SCLK edge is to use a
slower SCLK frequency. If a slower SCLK frequency is used, for
example 32 MHz with the AD7262, this will enable reading on
the subsequent falling SCLK edge after the data has been
clocked out, as illustrated in Figure 35. A throughput rate of
1 MSPS can still be achieved for the AD7262 when a 32 MHz
SCLK frequency is used. The remaining data is then clocked out
by subsequent SCLK falling edges. When using a 32 MHz or
less SCLK frequency with the AD7262 or when using the
AD7262-5, the 20th falling clock edge on the serial clock has the
MSB provided for reading and also clocks out the second data bit.
The remainder of the 12-bit result follows, with the final bit in
the data transfer being valid on the 31st falling edge. The LSB is
provided on the 30th falling clock edge.
On the rising edge of CS, DOUTA and DOUTB go back into three-
state. If CS is not brought high after 31 SCLKs but is instead
held low for an additional 12 SCLK cycles, the data from
ADC B is output on DOUTA after the ADC A result. Likewise,
the data from ADC A is output on DOUTB after the ADC B
result. This is illustrated in
example. In this case, the DOUT line in use goes back into three-
state on the 45th SCLK falling edge or the rising edge of
CS,
whichever occurs first.
If the falling edge of SCLK coincides with the falling edge of CS,
the falling edge of SCLK is not acknowledged by the AD7262
and the next falling edge of SCLK is the first one registered after
the falling edge of CS.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-212-EY | CONVERTER MOD DC/DC 15V 50W |
| EBC20DREH-S734 | CONN EDGECARD 40POS .100 EYELET |
| VE-J1P-EY | CONVERTER MOD DC/DC 13.8V 50W |
| EEC17DRAS-S734 | CONN EDGECARD 34POS .100 R/A PCB |
| VI-J1P-EY | CONVERTER MOD DC/DC 13.8V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7264EDZ | 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7265CB | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVAL-AD7265CB1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVAL-AD7265EDZ | 功能描述:BOARD EVAL FOR AD7265 A/D CONV RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7266CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。