- 您现在的位置：买卖IC网 > PDF目录17050 > EVAL-AD7265EDZ (Analog Devices Inc)BOARD EVAL FOR AD7265 A/D CONV PDF资料下载
参数资料
| 型号： | EVAL-AD7265EDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/29页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7265 A/D CONV |
| 标准包装： | 1 |
| ADC 的数量： | 2 |
| 位数： | 12 |
| 采样率（每秒）： | 1M |
| 数据接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 输入范围： | 0 ~ 5 V |
| 在以下条件下的电源（标准）： | 7mW @ 3V，17mW @ 5V |
| 工作温度： | -40°C ~ 125°C |
| 已用 IC / 零件： | AD7265 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD7265
Rev. A | Page 17 of 28
The channels used for simultaneous conversions are selected via
the multiplexer address input pins, A0 to A2. The logic states of
these pins also need to be established prior to the acquisition
time; however, they may change during the conversion time,
provided that the mode is not changed. If the mode is changed
from fully differential to pseudo-differential, for example, then
the acquisition time would start again from this point. The
selected input channels are decoded as shown in
ANALOG INPUT SELECTION
The analog inputs of the AD7265 can be configured as single-
ended or true differential via the SGL/DIFF logic pin, as shown
in Figure 31. If this pin is tied to a logic low, the analog input
channels to each on-chip ADC are set up as three true differen-
tial pairs. If this pin is at logic high, the analog input channels to
each on-chip ADC are set up as six single-ended analog inputs.
The required logic level on this pin needs to be established prior
to the acquisition time and remain unchanged during the con-
version time until the track-and-hold has returned to track. The
track-and-hold returns to track on the 13
The analog input range of the AD7265 can be selected as 0 V to
V
or 0 V to 2 × V
REF
via the RANGE pin. This selection is
made in a similar fashion to that of the SGL/DIFF pin by setting
the logic state of the RANGE pin a time t
th rising edge of SCLK
after the CS falling edge (see Figure 41). If the level on this pin
is changed, it is recognized by the AD7265; therefore, it is
necessary to keep the same logic level during acquisition and
conversion to avoid corrupting the conversion in progress.
acq
prior to the falling
edge of CS. Subsequent to this, the logic level on this pin can be
altered after the third falling edge of SCLK. If this pin is tied to a
logic low, the analog input range selected is 0 V to VREF. If this
pin is tied to a logic high, the analog input range selected is 0 V
to 2 × V
DIFF
For example, in Figure 31, the SGL/
pin is set at logic high
for the duration of both the acquisition and conversion times
so the analog inputs are configured as single ended for that
conversion (Sampling Point A). The logic level of the SGL/
REF
.
OUTPUT CODING
DIFF
changed to low after the track-and-hold returned to track and
prior to the required acquisition time for the next sampling
instant at Point B; therefore, the analog inputs are configured as
differential for that conversion.
The AD7265 output coding is set to either twos complement or
straight binary, depending on which analog input configuration
is selected for a conversion. Table 5 shows which output coding
scheme is used for each possible analog input configuration.
Table 5. AD7265 Output Coding
SCLK
CS
114
14
1
A
SGL/DIFF
B
tACQ
04674-026
Figure 31. Selecting Differential or Single-Ended Configuration
SGL/DIFF
Range
Output Coding
DIFF
0 V to V
Twos complement
REF
DIFF
0 V to 2 × VREF
Twos complement
SGL
0 V to VREF
Straight binary
SGL
0 V to 2 × VREF
Twos complement
PSEUDO DIFF
0 V to VREF
Straight binary
PSEUDO DIFF
0 V to 2 × V
Twos complement
REF
Table 6. Analog Input Type and Channel Selection
ADC A
ADC B
SGL/DIFF
V
A2
A1
A0
VIN+
IN
IN+
IN
Comment
1
0
V
AGND
V
AGND
Single ended
A1
B1
1
0
1
V
AGND
V
AGND
A2
B2
Single ended
1
0
1
0
V
AGND
V
AGND
A3
B3
Single ended
1
0
1
V
AGND
V
AGND
A4
B4
Single ended
1
0
V
AGND
V
AGND
A5
B5
Single ended
1
0
1
V
AGND
V
AGND
A6
B6
Single ended
0
V
A1
A2
B1
VB2
Fully differential
0
1
V
A1
A2
B1
B2
Pseudo differential
0
1
0
V
A3
A4
B3
VB4
Fully differential
0
1
V
A3
A4
B3
B4
Pseudo differential
0
1
0
V
A5
A6
B5
VB6
Fully differential
0
1
0
1
V
Pseudo differential
A5
A6
B5
B6
相关PDF资料 |
PDF描述 |
|---|---|
| GCM22DCSD | CONN EDGECARD 44POS DIP .156 SLD |
| MAX5258EVKIT+ | KIT EVAL FOR MAX5258 |
| MAX54XEVKIT# | BOARD EVAL DAC MAX541 MAX542 |
| GMA10DTKD | CONN EDGECARD 20POS DIP .125 SLD |
| REC5-053.3DRW/H2/A | CONV DC/DC 5W 4.5-9VIN +/-3.3V |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7266CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7266CB1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVAL-AD7266CBZ | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7266EDZ | 功能描述:BOARD EVAL FOR AD7266 A/D CONV RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7273CB | 制造商:Analog Devices 功能描述:Evaluation Board 3 MSPS,10-/12-Bit ADCs In 8-Lead TSOT 制造商:Analog Devices 功能描述:EVAL BD 3 MSPS,10-/12-BIT ADCS IN 8-LEAD TSOT - Bulk |
发布紧急采购，3分钟左右您将得到回复。