- 您现在的位置：买卖IC网 > PDF目录17051 > EVAL-AD7923CBZ (Analog Devices Inc)BOARD EVAL FOR AD7923 PDF资料下载
参数资料
| 型号： | EVAL-AD7923CBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7923 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 200k |
| 数据接口： | 串行 |
| 输入范围： | 0 ~ 2.5 V |
| 在以下条件下的电源（标准）： | 7.5mW @ 200kSPS，5 V |
| 工作温度： | -40°C ~ 125°C |
| 已用 IC / 零件： | AD7923 |
| 已供物品： | 板，CD |
| 相关产品： | AD7923BRUZ-REEL7TR-ND - IC ADC 12BIT 4CH W/SEQ 16TSSOP AD7923BRUZ-REEL-ND - IC ADC 12BIT 4CH W/SEQ 16TSSOP AD7923BRUZ-ND - IC ADC 12BIT 4CH W/SEQ 16TSSOP |
Data Sheet
AD7923
Rev. D | Page 5 of 24
TIMING SPECIFICATIONS
Table 2.
Limit at TMIN, TMAX
Parameter
AVDD = 3 V
AVDD = 5 V
Unit
Description
10
kHz min
20
MHz max
tCONVERT
16 × tSCLK
tQUIET
50
ns min
Minimum quiet time required between CS rising edge and start of next
conversion
t2
10
ns min
CS to SCLK set-up time
35
30
ns max
Delay from CS until DOUT three-state disabled
40
ns max
Data access time after SCLK falling edge
t5
0.4 × tSCLK
ns min
SCLK low pulse width
t6
0.4 × tSCLK
ns min
SCLK high pulse width
t7
10
ns min
SCLK to DOUT valid hold time
t84
15/45
15/35
ns min/max
SCLK falling edge to DOUT high impedance
t9
10
ns min
DIN set-up time prior to SCLK falling edge
t10
5
ns min
DIN hold time after SCLK falling edge
t11
20
ns min
Sixteenth SCLK falling edge to CS high
t12
1
s max
Power-Up time from full power-down/auto shutdown mode
1
Sample tested at 25°C to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of AVDD) and timed from a voltage level of 1.6 V. See Figure 2.
The 3 V operating range spans from 2.7 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V.
2
The mark/space ratio for the SCLK input is 40/60 to 60/40.
3
Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.4 V or 0.7 × VDRIVE.
4
t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, quoted in the timing characteristics t8, is the true bus relinquish
time of the part and is independent of the bus loading.
200
A
IOL
200
A
IOH
1.6V
TO OUTPUT
PIN
CL
50pF
03086-002
Figure 2. Load Circuit for Digital Output Timing Specification
相关PDF资料 |
PDF描述 |
|---|---|
| AT-S-26-8/8/W-25-OE-R | MOD CORD SGL-ENDED 8-8 WHITE 25' |
| NRS8030T1R0NJGJ | INDUCTOR POWER 1.0UH 6.2A SMD |
| GCC28DCMT | CONN EDGECARD 56POS .100" WW |
| EVAL-AD7899CBZ | BOARD EVAL FOR AD7899 |
| VI-BND-EY | CONVERTER MOD DC/DC 85V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7927CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD. - Bulk |
| EVAL-AD7927CBZ | 功能描述:BOARD EVALUATION FOR AD7927 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7933CB | 制造商:Analog Devices 功能描述:EVALUATION BOARD 4-CHANNEL, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS WITH A SEQUENCER 制造商:Analog Devices 功能描述:EVAL BD FOR 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS - Bulk |
| EVAL-AD7934-6CB | 制造商:Analog Devices 功能描述:EVAL BD 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS W/ A - Bulk |
| EVAL-AD7934CB | 制造商:Analog Devices 功能描述:Evaluation Board For 4-Channel, 1.5 MSPS, 10-Bit And 12-Bit Parallel ADCs With A Sequencer 制造商:Analog Devices 功能描述:EVAL BD 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS W/ A - Bulk |
发布紧急采购，3分钟左右您将得到回复。