- 您现在的位置：买卖IC网 > PDF目录17030 > EVAL-AD974CB (Analog Devices Inc)BOARD EVAL FOR AD974 PDF资料下载
参数资料
| 型号： | EVAL-AD974CB |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/20页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD974 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 200k |
| 数据接口： | 串行 |
| 输入范围： | ±10 V |
| 在以下条件下的电源（标准）： | 120mW @ 200kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD974 |
| 已供物品： | 板 |
| 相关产品： | AD974BRZ-ND - IC DAS 16BIT 4CH 200KSPS 28SOIC AD974BNZ-ND - IC DAS 16BIT 4CH 200KSPS 28DIP AD974ARZ-ND - IC DAS 16BIT 4CH 200KSPS 28-SOIC AD974ARSZ-ND - IC DAS 16BIT 4CH 200KSPS 28-SSOP AD974ANZ-ND - IC DAS 16BIT 4CH 200KSPS 28DIP AD974BRS-RL7-ND - IC DAS 16BIT 4CH 200KSPS 28SSOP AD974BRSZ-ND - IC DAS 16BIT 4CH 200KSPS 28-SSOP AD974BRS-ND - IC DAS 16BIT 4CH 200KSPS 28-SSOP AD974BR-ND - IC DAS 16BIT 4CH 200KSPS 28-SOIC AD974BN-ND - IC DAS 16BIT 4CH 200KSPS 28-DIP 更多... |
REV. A
AD974
–9–
EXTERNAL DISCONTINUOUS CLOCK DATA READ
DURING CONVERSION WITH NO SYNC OUTPUT
GENERATED
Figure 5 illustrates the method by which data from conversion
“n-1” can be read during conversion “n” while using a discon-
tinuous external clock, without the generation of a SYNC out-
put. After a conversion is initiated, indicated by
BUSY going
low, the result of the previous conversion can be read while
CS
is low and R/
C is high. In this mode CS can be tied low. The
MSB will be valid on the 1st falling edge and the 2nd rising edge of
DATACLK. The LSB will be valid on the 16th falling edge and
the 17th rising edge of DATACLK. A minimum of 16 clock
pulses are required for DATACLK if the receiving device will be
latching data on the falling edge of DATACLK. A minimum of
17 clock pulses are required for DATACLK if the receiving
device will be latching data on the rising edge of DATACLK.
In this mode the data should be clocked out during the first half
of
BUSY so not to degrade conversion performance. This re-
quires use of a 10 MHz DATACLK or greater, with data being
read out as soon as the conversion process begins.
EXTERNAL DISCONTINUOUS CLOCK DATA READ
AFTER CONVERSION WITH SYNC OUTPUT GENERATED
Figure 6 illustrates the method by which data from conver-
sion “n” can be read after the conversion is complete using a
discontinuous external clock, with the generation of a SYNC
output. What permits the generation of a SYNC output is a
transition of DATACLK while either
CS is high or while both
CS and R/C are low. After a conversion is complete, indicated
by
BUSY returning high, the result of that conversion can be
read while
CS is Low and R/C is high. In this mode CS can be
tied low. In Figure 6 clock pulse #0 is used to enable the gen-
eration of a SYNC pulse. The SYNC pulse is actually clocked
out approximately 40 ns after the rising edge of clock pulse #1.
The SYNC pulse will be valid on the falling edge of clock pulse
#1 and the rising edge of clock pulse #2. The MSB will be valid
on the falling edge of clock pulse #2 and the rising edge of clock
pulse #3. The LSB will be valid on the falling edge of clock
pulse #17 and the rising edge of clock pulse #18. The advan-
tage of this method of reading data is that it is not being clocked
out during a conversion and therefore conversion performance is
not degraded.
When reading data after the conversion is complete, with the
highest frequency permitted for DATACLK (15.15 MHz), the
maximum possible throughput is approximately 195 kHz and
not the rated 200 kHz.
EXT
DATACLK
R/
C
BUSY
SYNC
DATA
0
BIT 15
(MSB)
BIT 14
t12
t13
t14
1
2
15
16
t15
t1
t20
t2
t21
t18
BIT 0
(LSB)
t22
Figure 5. Conversion and Read Timing for Reading Previous Conversion Results During a Conversion
Using External Discontinuous Data Clock (EXT/
INT Set to Logic High, CS Set to Logic Low)
EXT
DATACLK
R/
C
BUSY
SYNC
DATA
0
t12
12
3
18
t13
t14
417
t15
t2
t17
t12
t18
BIT 15
(MSB)
BIT 14
BIT 0
(LSB)
Figure 6. Conversion and Read Timing Using An External Discontinuous Data Clock
(EXT/
INT Set to Logic High, CS Set to Logic Low)
相关PDF资料 |
PDF描述 |
|---|---|
| GBM25DCTI | CONN EDGECARD 50POS DIP .156 SLD |
| GCC12DREH-S93 | CONN EDGECARD 24POS .100 EYELET |
| PI5PD2065TAEX | IC POWER DIST USB 2.3A 5SOT23 |
| EYM12DTMS-S189 | CONN EDGECARD 24POS R/A .156 SLD |
| PI5PD2065WEX | IC POWER DIST USB 2.3A 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD976ACB | 功能描述:BOARD EVAL FOR AD976A RoHS:否 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD976CB | 功能描述:BOARD EVAL FOR AD976 RoHS:否 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD977ACB | 功能描述:BOARD EVAL FOR AD977A RoHS:否 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD977CB | 功能描述:BOARD EVAL FOR AD977 RoHS:否 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD9830EBZ | 功能描述:BOARD EVALUATION AD9830 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
发布紧急采购，3分钟左右您将得到回复。