- 您现在的位置：买卖IC网 > PDF目录16426 > EVAL-ADAU1446EBZ (Analog Devices Inc)BOARD EVAL FOR ADAU1446 PDF资料下载
参数资料
| 型号： | EVAL-ADAU1446EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/92页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADAU1446 |
| 标准包装： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音频，音频处理 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1446 |
| 主要属性： | 单芯片多通道 28/56 位音频 DSP |
| 次要属性： | I²C & SPI 接口 |
| 已供物品： | 板，软件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
ADAU1445/ADAU1446
Rev. A | Page 21 of 92
PLL Loop Filter
The PLL loop filter should be connected to the PLL_FILT pin. This
filter, shown in Figure 11, includes three passive components—
two capacitors and a resistor. The values of these components
do not need to be exact; the tolerance can be up to 10% for the
resistor and up to 20% for each capacitor. The 3.3 V signal shown
in the schematic can be connected to the PVDD supply of the chip.
ADAU1445/
ADAU1446
1.5k
PLL_FILT
33nF
1.8nF
PVDD
07
69
6-
0
11
Figure 11. PLL Loop Filter
Using the ADAU1445/ADAU1446 as Clock Masters
To output a master clock from the ADAU1445/ADAU1446 to
other chips in the system, the CLKOUT pin is used. To set the
frequency of this clock signal, the CLKMODEx pins must be set
(see Table 8).
Table 8. CLKOUT Modes
CLKOUT Signal
CLKMODE1
CLKMODE0
Disabled
0
Buffered Oscillator
0
1
256 × fS,NORMAL
1
0
512 × fS,NORMAL
1
Master Clock and PLL Modes and Settings
DSP Core Rate Select Register (Address 0xE220)
The core’s start pulse initiates the operation of the core and
determines the sample rate of signals processed inside the core.
This pulse can originate from one of three internally generated
fS signals (fS,NORMAL, fS,DUAL, or fS,QUAD), one of the 12 serial input fS
signals (an LRCLK signal associated with a serial input port),
one of the 12 serial output fS signals (an LRCLK signal associated
with a serial output port), or LRCLK recovered from the S/PDIF
receiver input.
Setting the value of the DSP core rate select register sets the speed
of the DSP core (see Table 10). By default, the signals processed
in the core are at the normal DSP core rate; therefore, the core
clock is 3584 × fS, NORMAL. For a system processing signals in the
core at the dual rate, the start pulse should be set to the internally
generated dual rate, and the core clock is 1792 × fS,DUAL. For a
system processing signals in the core at the quad rate, the start
pulse should be set to the internally generated quad rate, and
the core clock is 896 × fS,QUAD.
Master Clock Enable Switch Register (Address 0xE280)
For power-saving purposes, various parts of the chip can be
switched on and off. Setting the appropriate bit to 0 disables the
corresponding subsystem, and setting the bit to 1 enables the
subsystem. This is the first register that should be set after the
device is powered on and completes its initialization. Failure to
set this register may compromise future register writes.
Table 9. Bit Descriptions of Register 0xE280
Bit Position
Description1
Default
[15:9]
Reserved
[8]
Enable MCLK to auxiliary ADCs
0
[7]
Enable MCLK to S/PDIF transmitter
0
[6]
Enable MCLK to S/PDIF receiver
0
[5]
Enable MCLK to DSP core
0
[4]
Enable MCLK to Stereo ASRC[7:4]2
0
[3]
Enable MCLK to Stereo ASRC[3:0]2
0
[2]
Enable MCLK to serial outputs
0
[1]
Enable MCLK to serial inputs
0
[0]
Enable MCLK to flexible audio routing
matrix (FARM)
0
1 0 = disable, 1 = enable.
2 See the Flexible Audio Routing Matrix—Input Side section for more
information.
相关PDF资料 |
PDF描述 |
|---|---|
| GEA22DTMT | CONN EDGECARD 44POS R/A .125 SLD |
| EMC06DREH-S93 | CONN EDGECARD 12POS .100 EYELET |
| LK2125R27M-T | INDUCTOR MULTILAYER .27UH 0805 |
| VE-204-EX | CONVERTER MOD DC/DC 48V 75W |
| UMA1E330MDD | CAP ALUM 33UF 25V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADAU1590EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1592EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
| EVAL-ADAU1701EB | 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk |
| EVAL-ADAU1701EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1701MINIZ | 功能描述:BOARD EVAL SIGMADSP AUD ADAU1701 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:SigmaDSP® 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
发布紧急采购，3分钟左右您将得到回复。