- 您现在的位置：买卖IC网 > PDF目录16522 > EVAL-ADM1064TQEB (Analog Devices Inc)BOARD EVALUATION FOR ADM1064TQ PDF资料下载
参数资料
| 型号： | EVAL-ADM1064TQEB |
| 厂商： | Analog Devices Inc |
| 文件页数： | 22/32页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADM1064TQ |
| 标准包装： | 1 |
| 主要目的： | 电源管理，电源监控器/跟踪器/序列发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADM1064 |
| 主要属性： | 10 通道监控器 / 序列发生器，6 个电压输出 DAC |
| 次要属性： | 通过 SMBus（通过 USB）实现的可编程 GUI |
| 已供物品： | 2 个板，线缆，CD |
| 相关产品： | ADM1064ASUZ-ND - IC SEQUENCER/SUPERVISOR 48-TQFP ADM1064ACPZ-ND - IC SEQUENCER/SUPERVISOR 40-LFCSP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
ADM1064
COMMUNICATING WITH THE ADM1064
CONFIGURATION DOWNLOAD AT POWER-UP
The configuration of the ADM1064 (undervoltage/overvoltage
thresholds, glitch filter timeouts, PDO configurations, and so on)
is dictated by the contents of the RAM. The RAM comprises
digital latches that are local to each of the functions on the device.
The latches are double-buffered and have two identical latches,
Latch A and Latch B. Therefore, when an update to a function
occurs, the contents of Latch A are updated first, and then the
contents of Latch B are updated with identical data. The advantages
Configuration section.
The two latches are volatile memory and lose their contents at
power-down. Therefore, the configuration in the RAM must be
restored at power-up by downloading the contents of the
EEPROM (nonvolatile memory) to the local latches. This
download occurs in steps, as follows:
With no power applied to the device, the PDOx pins are all high
impedance.
When 1.2 V appears on any of the inputs connected to the V DD
arbitrator (VH or VPx), the PDOx pins are all weakly pulled
to GND with a 20 kΩ resistor.
When the supply rises above the undervoltage lockout of the
device (UVLO is 2.5 V), the EEPROM starts to download
to the RAM.
The EEPROM downloads its contents to all Latch As.
When the contents of the EEPROM are completely downloaded
to the Latch As, the device controller signals all Latch As to
download to all Latch Bs simultaneously, completing the
configuration download.
At 0.5 ms after the configuration download completes, the first
state definition is downloaded from the EEPROM into the SE.
Note that any attempt to communicate with the device prior to
the completion of the download causes the ADM1064 to issue
a no acknowledge (NACK).
UPDATING THE CONFIGURATION
After power-up, with all the configuration settings loaded from
the EEPROM into the RAM registers, the user may need to alter
the configuration of functions on the ADM1064, such as changing
the undervoltage or overvoltage limit of an SFD, changing the
fault output of an SFD, or adjusting the rise time delay of one of
the PDOs.
The ADM1064 provides several options that allow the user to
update the configuration over the SMBus interface. The following
three options are controlled in the UPDCFG register:
Option 1
Update the configuration in real time. The user writes to the
RAM across the SMBus, and the configuration is updated
immediately.
Option 2
Update the Latch As without updating the Latch Bs. With this
method, the configuration of the ADM1064 remains unchanged
and continues to operate in the original setup until the instruction
is given to update the Latch Bs.
Option 3
Change the EEPROM register contents without changing the RAM
contents, and then download the revised EEPROM contents to the
RAM registers. With this method, the configuration of the
ADM1064 remains unchanged and continues to operate in the
original setup until the instruction is given to update the RAM.
The instruction to download from the EEPROM in Option 3 is
also a useful way to restore the original EEPROM contents if
revisions to the configuration are unsatisfactory. For example,
if the user needs to alter an overvoltage threshold, the RAM
register can be updated, as described in Option 1. However,
if the user is not satisfied with the change and wants to revert to
the original programmed value, the device controller can issue
a command to download the EEPROM contents to the RAM
again, as described in Option 3, restoring the ADM1064 to its
original configuration.
The topology of the ADM1064 makes this type of operation
possible. The local, volatile registers (RAM) are all double-
buffered latches. Setting Bit 0 of the UPDCFG register to 1 leaves
the double-buffered latches open at all times. If Bit 0 is set to 0
when a RAM write occurs across the SMBus, only the first side
of the double-buffered latch is written to. The user must then
write a 1 to Bit 1 of the UPDCFG register. This generates a pulse
to update all the second latches at once. EEPROM writes occur
in a similar way.
The final bit in this register can enable or disable EEPROM
page erasure. If this bit is set high, the contents of an EEPROM
page can all be set to 1. If this bit is set low, the contents of a
page cannot be erased, even if the command code for page
erasure is programmed across the SMBus. The bit map for the
UPDCFG register is shown in the AN-698 Application Note at
www.analog.com . A flow diagram for download at power-up and
Rev. D | Page 22 of 32
相关PDF资料 |
PDF描述 |
|---|---|
| M3AKK-1018R | IDC CABLE - MSC10K/MC10M/MPK10K |
| 5492193-1 | PIGTAIL SM LDS SCAPC |
| VI-J01-EZ-S | CONVERTER MOD DC/DC 12V 25W |
| 5492022-9 | CA SM LDD FC(NG)TOFC(NG)19FT |
| GMM08DTBT-S189 | CONN EDGECARD 16POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADM1064TQEBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADM1065LFEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADM1065LFEBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR ADM1065 SUPER SEQUENCERS - Bulk |
| EVAL-ADM1065TQEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADM1065TQEBZ | 功能描述:BOARD EVALUATION FOR ADM1065TQ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
发布紧急采购，3分钟左右您将得到回复。