参数资料
型号: EVAL-ADM1064TQEB
厂商: Analog Devices Inc
文件页数: 26/32页
文件大小: 0K
描述: BOARD EVALUATION FOR ADM1064TQ
标准包装: 1
主要目的: 电源管理,电源监控器/跟踪器/序列发生器
嵌入式:
已用 IC / 零件: ADM1064
主要属性: 10 通道监控器 / 序列发生器,6 个电压输出 DAC
次要属性: 通过 SMBus(通过 USB)实现的可编程 GUI
已供物品: 2 个板,线缆,CD
相关产品: ADM1064ASUZ-ND - IC SEQUENCER/SUPERVISOR 48-TQFP
ADM1064ACPZ-ND - IC SEQUENCER/SUPERVISOR 40-LFCSP
ADM1064
SMBus PROTOCOLS FOR RAM AND EEPROM
The ADM1064 contains volatile registers (RAM) and nonvolatile
registers (EEPROM). User RAM occupies Address 0x00 to
Address 0xDF; the EEPROM occupies Address 0xF800 to
Address 0xFBFF.
Data can be written to and read from both the RAM and the
EEPROM as single data bytes. Data can be written only to
unprogrammed EEPROM locations. To write new data to a
programmed location, the location contents must first be erased.
EEPROM erasure cannot be done at the byte level. The EEPROM
is arranged as 32 pages of 32 bytes each, and an entire page must
be erased.
?
To erase a page of EEPROM memory. EEPROM memory
can be written to only if it is unprogrammed. Before writing
to one or more EEPROM memory locations that are already
programmed, the page(s) containing those locations must
first be erased. EEPROM memory is erased by writing a
command byte.
The master sends a command code telling the slave device to
erase the page. The ADM1064 command code for a page
erasure is 0xFE (1111 1110). Note that for a page erasure to
take place, the page address must be given in the previous
write word transaction (see the Write Byte/Word section).
In addition, Bit 2 in the UPDCFG register (Address 0x90)
must be set to 1.
Page erasure is enabled by setting Bit 2 in the UPDCFG register
1
2
3
4
5
6
(Address 0x90) to 1. If this bit is not set, page erasure cannot occur,
even if the command byte (0xFE) is programmed across the
S
SLAVE
ADDRESS
W
A
COMMAND
BYTE
(0xFE)
A
P
SMBus.
WRITE OPERATIONS
The SMBus specification defines several protocols for different
types of read and write operations. The following abbreviations
are used in Figure 34 to Figure 42:
S = Start
P = Stop
R = Read
W = Write
A = Acknowledge
A = No acknowledge
Figure 35. EEPROM Page Erasure
As soon as the ADM1064 receives the command byte,
page erasure begins. The master device can send a stop
command as soon as it sends the command byte. Page
erasure takes approximately 20 ms. If the ADM1064 is
accessed before erasure is complete, it responds with a
no acknowledge (NACK).
Write Byte/Word
In a write byte/word operation, the master device sends a
command byte and one or two data bytes to the slave device,
as follows:
The ADM1064 uses the following SMBus write protocols.
Send Byte
In a send byte operation, the master device sends a single
command byte to a slave device, as follows:
1.
2.
3.
4.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by the
write bit (low).
The addressed slave device asserts an ACK on SDA.
The master sends a command code.
1.
2.
3.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by the
write bit (low).
The addressed slave device asserts an acknowledge (ACK)
on SDA.
5.
6.
7.
8.
9.
The slave asserts an ACK on SDA.
The master sends a data byte.
The slave asserts an ACK on SDA.
The master sends a data byte or asserts a stop condition.
The slave asserts an ACK on SDA.
4.
5.
6.
The master sends a command code.
The slave asserts an ACK on SDA.
The master asserts a stop condition on SDA, and the
transaction ends.
10. The master asserts a stop condition on SDA to end the
transaction.
In the ADM1064, the write byte/word protocol is used for three
purposes:
In the ADM1064, the send byte protocol is used for two
purposes:
? To write a register address to the RAM for a subsequent
?
To write a single byte of data to the RAM. In this case, the
command byte is RAM Address 0x00 to RAM Address 0xDF,
and the only data byte is the actual data, as shown in Figure 36.
single byte read from the same address, or for a block read
1
2
3
4
5
6
7 8
S ADDRESS W A
or a block write starting at that address, as shown in Figure 34.
1 2 3 4 5 6
SLAVE
RAM
ADDRESS
(0x00 TO 0xDF)
A DATA A P
S
SLAVE
ADDRESS
W
A
RAM
ADDRESS
(0x00 TO 0xDF)
A
P
Figure 36. Single Byte Write to the RAM
Figure 34. Setting a RAM Address for Subsequent Read
Rev. D | Page 26 of 32
相关PDF资料
PDF描述
M3AKK-1018R IDC CABLE - MSC10K/MC10M/MPK10K
5492193-1 PIGTAIL SM LDS SCAPC
VI-J01-EZ-S CONVERTER MOD DC/DC 12V 25W
5492022-9 CA SM LDD FC(NG)TOFC(NG)19FT
GMM08DTBT-S189 CONN EDGECARD 16POS R/A .156 SLD
相关代理商/技术参数
参数描述
EVAL-ADM1064TQEBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADM1065LFEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADM1065LFEBZ 制造商:Analog Devices 功能描述:EVAL BD FOR ADM1065 SUPER SEQUENCERS - Bulk
EVAL-ADM1065TQEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADM1065TQEBZ 功能描述:BOARD EVALUATION FOR ADM1065TQ RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081