参数资料
型号: EX256-TQG100
厂商: Microsemi SoC
文件页数: 9/48页
文件大小: 0K
描述: IC FPGA ANTIFUSE 12K 100-TQFP
标准包装: 90
系列: EX
逻辑元件/单元数: 512
输入/输出数: 81
门数: 12000
电源电压: 2.3 V ~ 2.7 V
安装类型: 表面贴装
工作温度: 0°C ~ 70°C
封装/外壳: 100-LQFP
供应商设备封装: 100-TQFP(14x14)
eX Family FPGAs
Revision 10
1-13
Design Considerations
The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Since these
pins are active during probing, critical signals input through these pins are not available while probing. In
addition, the Security Fuse should not be programmed because doing so disables the probe circuitry. It is
recommended to use a series 70
termination resistor on every probe connector (TDI, TCK, TMS, TDO,
PRA, PRB). The 70
series termination is used to prevent data transmission corruption during probing
and reading back the checksum.
Development Tool Support
The eX family of FPGAs is fully supported by both Libero Integrated Design Environment and Designer
FPGA Development software. Libero IDE is a design management environment that streamlines the
design flow. Libero IDE provides an integrated design manager that seamlessly integrates design tools
while guiding the user through the design flow, managing all design and log files, and passing necessary
design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL
synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes
Synplify for Microsemi from Synplicity, ViewDraw for Microsemi from Mentor Graphics, ModelSim
HDL Simulator from Mentor Graphics, WaveFormer Lite from SynaptiCAD, and Designer software
from Microsemi. Refer to the Libero IDE flow (located on Microsemi SoC Product Group’s website)
diagram for more information.
Table 1-8 Device Configuration Options for Probe Capability (TRST pin reserved)
JTAG Mode
TRST1
Security Fuse
Programmed
PRA, PRB2
TDI, TCK, TDO2
Dedicated
LOW
No
User I/O3
Probing Unavailable
Flexible
LOW
No
User I/O3
Dedicated
HIGH
No
Probe Circuit Outputs
Probe Circuit Inputs
Flexible
HIGH
No
Probe Circuit Outputs
Probe Circuit Inputs
Yes
Probe Circuit Secured
Notes:
1. If TRST pin is not reserved, the device behaves according to TRST = HIGH in the table.
2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during
probing, input signals will not pass through these pins and may cause contention.
3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically
tristated by Microsemi Designer software.
Figure 1-13 Silicon Explorer II Probe Setup
Serial
Connection
Additional 16 Channels
(Logic Analyzer)
Silicon Explorer II
TDI
TCK
TMS
16 Pin
Connection
22 Pin
Connection
PRA
PRB
TDO
eX FPGAs
相关PDF资料
PDF描述
AYM31DTMN CONN EDGECARD 62POS R/A .156 SLD
M1A3P400-FGG256 IC FPGA 1KB FLASH 400K 256-FBGA
M1A3P400-FG256 IC FPGA 1KB FLASH 400K 256-FBGA
A3P250L-1PQG208 IC FPGA 1KB FLASH 250K 208-PQFP
AGM31DTMN CONN EDGECARD 62POS R/A .156 SLD
相关代理商/技术参数
参数描述
EX256-TQG100A 功能描述:IC FPGA ANTIFUSE 12K 100-TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:EX 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)
EX256-TQG100I 功能描述:IC FPGA ANTIFUSE 12K 100-TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:EX 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
EX256-TQG100PP 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:eX Family FPGAs
EX-257-B-2 制造商:COOPER INDUSTRIES 功能描述:EXT 3/8 FMALE SQ DRV 1/4 MALE
EX-25-X-B-1-0-16-M16 制造商:Amphenol Aerospace 功能描述:CABLE GLAND, AMPHE-EX, SIZE 16