- 您现在的位置：买卖IC网 > PDF目录1922 > FUSB2805MLX (Fairchild Semiconductor)TXRX USB2.0 HS OTG ULPI 32MLP PDF资料下载
参数资料
| 型号： | FUSB2805MLX |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 40/49页 |
| 文件大小： | 0K |
| 描述： | TXRX USB2.0 HS OTG ULPI 32MLP |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | FUSB2805MLXFSDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
45
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
Dynamic Characteristics
VCC3V3= VCC-0.1 to 3.6 V; VDD1V2=1.1 V to 1.25 V; VIO=1.65 V to 3.60 V; TJ=-40°C to +85°C; unless otherwise specified.
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
Output CLOCK Characteristics
fCLK60_OUT
Output Clock Frequency
Active Only When a Clock is
Input on CLKIN
60
MHz
JCLK60_OUT
RMS Output Jitter
500
ps
CLK60_OUT
Duty Cycle
50
%
tR_CLK60
Rise Time
CLOCK Pin Transitioning from
10% to 90% of VIO (CL – 4-12 pF)
1.0
4.0
ns
tF_CLK60
Fall Time
CLOCK Pin Transitioning from
90% to 10% of VIO (CL - 4-12 pF)
1.0
4.4
ns
tstartPLL
Startup (PLL Stabilization)
Time
Measured from Power Good or
Assertion of STP
640
s
Regulator Characteristics
tregPWRUP
Regulator Power-Up Time
4.7 F ±20% Decoupling on
VCC3V3 and VDD1V2
1.2
ms
tregPWRDN
Regulator Power-Down Time
4.7 F ±20% Decoupling on
VCC3V3 and VDD1V2
100
ms
Digital I/O Pins
CIN
Pin Input Capacitance
Input-only Pins, (STP, RESET_N)
2.7
3.0
3.5
pF
CIN_BIDI
Pin Input Capacitance
Bi-directional Pins as Input
(CLK, D0-D7)
2.7
3.0
3.5
pF
COUT
Pin Output Capacitance
Output (Digital) Pins (NXT, DIR,
CLKOUT)
2.7
3.0
3.5
pF
ULPI Interface Single Data Rate (SDR) Timing
tSU
Setup Time with Respect to
Positive Edge of Clock
Input-only Pins
(STP) & Bi-
directional Pins
(D0-D7) as Inputs
Output
60 MHz Clock
6
ns
tHD
Hold Time with Respect to
Positive Edge of Clock
Input-only Pins
(STP) & Bi-
directional Pins
(D0-D7) as Inputs
Output
60 MHz Clock
0
ns
tDC
Output Delay with Respect to
Positive Edge of Clock
Output-only Pins
(DIR, NXT)
Output
60 MHz
Clock, 12 pF
on all ULPI
pins
9
ns
tDD
Output Delay with Respect to
Positive Edge of Clock
Bi-directional
Pins as Output
(D0-D7)
Output
60 MHz
Clock, 12 pF
on all ULPI
pins
9
ns
trise
Rise Time
Transitioning from 10% to 90% of
VIO (CL – 4-12 pF)
1.0
5.0
ns
tfall
Fall Time
Transitioning from 90% to 10% of
VIO (CL – 4-12 pF)
1.0
5.0
ns
Continued on the following page
…
相关PDF资料 |
PDF描述 |
|---|---|
| FXLA2203UMX | TRANSLATOR LEVEL DUAL 24UMLP |
| GAL16V8D-15LJN | SPLD 62.5MHZ EECMOS 20 PLCC |
| GAL18V10B-20LP | IC GAL 10OUT MACROCELL 7.5NS 20 |
| GAL22V10D-25LJ | IC SPLD 3.3V 28-PLCC |
| GH65C11-C-PD | OPTO ENCODER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FUSCA REF BOARD | 制造商:TDK 功能描述:REFERENCE BOARD FUSCA 2.4GHZ |
| FUSCAREFBOARD | 制造商:Antenova 功能描述:Reference Board Fusca 2.4GHz |
| FUSE | 功能描述:保险丝 Fuse, Fiber 20A 600V Lot Qty 5 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485 |
| FUSE 25A ATC | 制造商:American Technical Ceramics Corp 功能描述: 制造商:ATC 功能描述: |
| FUSE KIT D | 制造商:COOPER BUSSMANN 功能描述:BUSSMANN FUSE KIT |
发布紧急采购，3分钟左右您将得到回复。