
Section 20 Power-Down State
Rev. 4.00 Jan 26, 2006 page 676 of 938
REJ09B0276-0400
Table 20.1
Power-Down State and Module Standby Function
Clock
Active
Halted
Active
Exiting
Conditions
Interrupt
RES
STBY
NMI
IRQ
0to
IRQ
2
RES
STBY
STBY
RES
STBY
RES
Clear
MSTCR
bit
to
0
*
5
I/O
Ports
Held
High
impedance
φ
clock
output
φ
output
High
output
High
impedance
High
impedance
*
2
RAM
Held
Held*
3
Other
Modules
Active
Halted
and
reset
Halted
and
reset
Active
DRAM
Interface
Active
Halted
and
held
*
1
Halted
and
reset
Halted
*
2
and
held
*
1
DMAC
Active
Halted
and
reset
Halted
and
reset
Halted
*
2
and
reset
CPU
Registers
Held
Undeter-
mined
CPU
Halted
Active
Entering
Conditions
SLEEP
instruc-
tion
executed
while
SSBY
=
0
in
SYSCR
SLEEP
instruc-
tion
executed
while
SSBY
=
1
in
SYSCR
Low
input
at
STBY
pin
Corresponding
bit
set
to
1
in
MSTCR
Mode
Sleep
mode
Software
standby
mode
Hardware
standby
mode
Module
standby
16-Bit
Timer
Active
Halted
and
reset
Halted
and
reset
Halted
*
2
and
reset
8-Bit
Timer
Active
Halted
and
reset
Halted
and
reset
Halted
*
2
and
reset
SCI0
Active
Halted
and
reset
Halted
and
reset
Halted
*
2
and
reset
SCI1
Active
Halted
and
reset
Halted
and
reset
Halted
*
2
and
reset
SCI2
Active
Halted
and
reset
Halted
and
reset
Halted
*
2
and
reset
A/D
Active
Halted
and
reset
Halted
and
reset
Halted
*
2
and
reset
State
Notes:
1.
RTCNT
and
bits
7
and
6
of
RTMCSR
are
initialized.
Other
bits
and
registers
hold
their
previous
states.
2.
State
in
which
the
corresponding
MSTCR
bit
was
set
to
1.
For
details
see
section
20.2.2,
Module
Standby
Control
Register
H
(MSTCRH)
and
section
20.2.3,
Module
Standby
Control
Register
L
(MSTCRL).
3.
The
RAME
bit
must
be
cleared
to
0
in
SYSCR
before
the
transition
from
the
program
execution
state
to
hardware
standby
mode.
4.
When
P6
7
is
used
as
the
φoutput
pin.
5.
When
a
MSTCR
bit
is
set
to
1,
the
registers
of
the
corresponding
on-chip
supporting
module
are
initialized.
To
restart
the
module,
first
clear
the
MSTCR
bit
to
0,
then
set
up
the
module
registers
again.
Legend
SYSCR:
System
control
register
SSBY:
Software
standby
bit
MSTCRH:
Module
standby
control
register
H
MSTCRL:
Module
standby
control
register
L
*
4