- 您现在的位置：买卖IC网 > PDF目录371807 > HFA3861AIN96 (INTERSIL CORP) Circular Connector; No. of Contacts:21; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:22-21 RoHS Compliant: No PDF资料下载
参数资料
| 型号： | HFA3861AIN96 |
| 厂商： | INTERSIL CORP |
| 元件分类： | 无绳电话/电话 |
| 英文描述： | Circular Connector; No. of Contacts:21; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:22-21 RoHS Compliant: No |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PQFP64 |
| 封装： | 10 X 10 MM, PLASTIC, MS-026ACD, TQFP-64 |
| 文件页数： | 26/37页 |
| 文件大小： | 440K |
| 代理商： | HFA3861AIN96 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
26
bit 0
Q A/D clock
0 = enable
1 = disable
CONFIGURATION REGISTER 12 ADDRESS (18h) R/W A/D TEST MODES 1 (Continued)
CONFIGURATION REGISTER 13 ADDRESS (1Ah) R/W A/D TEST MODES 2
Bit 7
Standby
1 = enable
0 = disable
Bit 6
SLEEPTX
1 = enable
0 = disable
Bit 5
SLEEP RX
1 = enable
0 = disable
Bit 4
SLEEP IQ
1 = enable
0 = disable
Bit 3
Analog TX Shut_down
1 = enable
0 = disable
Bit 2
Analog RX Shut_down
1 = enable
0 = disable
Bit 1
Analog Standby
1 = enable
0 = disable
Bit 0
Enable manual control of mixed signal power down signals using bits 1:7
1 = enable
0 = disable, normal operation (devices controlled by RESET, TX_PE, RX_PE)
CONFIGURATION REGISTER 14 ADDRESS (1Ch) R/W A/D TEST MODES 3
Bit 7
DFS - select straight binary output of I/Q and RF A/D converters
Bits 6:4
I/Q DAC input control. This DAC gives an analog look at various internal digital signals that are suitable for analog
representation.
000 = normal (TX filter)
001 = down converter
010 = E/L integrator - upper 6 bits (Q) and AGC error (I)
011 = I/ Q A/D’s
100 = Bigger picker output. Upper 6 bits of FWT_I winner and FWT_Q winner
101 = CMF weights - upper 6 bits of all 16 CMF weights are circularly shifted with full scale negative sync pulse interleaved
between them
110 = TestBus pins (5:0) when configured as inputs, CR32(4), to both I and Q inputs
111 = Barker Correlator/ low rate samples - as selected by bit 7 CR32
Bit 3
Enable test bus into RX and TX DAC (if below bit is 0)
0 = normal
1 = enable
Bit 2
Enable RF A/D into RX DAC
0 = normal
1 = enable
Bit 1
VRbit1
Bit 0
VRbit0
CONFIGURATION REGISTER 15 ADDRESS (1Eh) R/W AGC CONTROL 1
Bit 7
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bits 6:0
AGC gain clip (7-bit value, 0-127) this is the attenuator accumulator upper limit. The lower limit is 0.
HFA3861A
相关PDF资料 |
PDF描述 |
|---|---|
| HFA3861AIN | 288 MACROCELL 3.3 VOLT ISP CPLD |
| HFA3863IN | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863IN96 | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863 | Direct Sequence Spread Spectrum Baseband Processor(直接序列扩谱基带处理器) |
| HFA3983IV96 | 2.4GHz Power Amplifier and Detector |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HFA3861B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861BIN | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861BIN96 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861IV | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861IV96 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
发布紧急采购，3分钟左右您将得到回复。