参数资料
| 型号： | HIP6500BEVAL1 |
| 厂商： | Intersil |
| 文件页数： | 2/20页 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD HIP6500 |
| 标准包装： | 1 |
| 类型： | ACPI 控制器 |
| 适用于相关产品： | HIP6500B |
| 所含物品： | 完全组装的评估板 |
Application Note 9862
‰ Examine State Transitions
For subsequent transitions into standby states, leave the
main ATX outputs enabled (SW1 on); the circuit will
automatically turn them off when entering a standby state.
To enter a standby state, turn on the respective switch. The
‘S3’ LED will light up to indicate S3 standby state, while S5
state will illuminate both ‘S3’ and ‘S5’ LEDs. However, the
HIP6500B/02B will ignore any illegal transition requests,
such as from S3 state to S5 state or vice versa, as shown in
Figure 1.
FULL ACTIVE
S0
down the IC quickly. To protect the external switches it is
strongly recommended that JP3/1 FAULT LATCH jumper is
shunted throughout the operation of the board.
Configuring Sleep State Support
Sleep state support on the 3.3V DUAL and 5V DUAL outputs of
the HIP6500BEVAL1 are user-configurable through jumpers
JP1 and JP2. Sleep state support on the 2.5V MEM ,
3.3V MEM , and 5V DUAL outputs of the HIP6502BEVAL1 are
user-configurable through jumpers JP2 and JP3 (consult
data sheets for sleep support details). The configurations
can be changed prior to 5VSB application, during active
state operation (additionally, during S4/S5 operation for
HIP6502B’s memory selection), as well as during chip
ACTIVE
STATES
S1, S2
IDLE
shutdown (PB1 pressed). During all other times, the
configurations are internally latched and any changes in the
MSEL, EN3VDL and EN5VDL pins’ logic status are ignored.
LEGEND:
SLEEP
STATES
S3
STR
S4, S5
STD, SOFT-OFF
STR - SUSPEND TO RAM
STD - SUSPEND TO DISK
- LEGAL TRANSITION
- ILLEGAL TRANSITION (REQUEST IGNORED BY THE
HIP6500B/02B)
FIGURE 1. HIP6500B/02B LEGAL/ILLEGAL STATE
TRANSITIONS
Fault Handling
In case of a fault condition (input or output under-voltage -
such as a suddenly shorted output or a loss of an input
power rail), the FAULT pin asserts a logic ‘high’, shutting
down the ATX supply’s main outputs. To recover from such
a shutdown, press the ‘SHUTDOWN/CLEAR FAULT’ button
(PB1). Depressing PB1 will reset the IC and initiate a soft-
start sequence, thus clearing the FAULT, and enabling the
main ATX outputs.
If jumper JP3/1(respectively, JP3 on the 6500 and JP1 on
the 6502 evaluation board) “FAULT LATCH” is removed, the
FAULT output will not latch the circuit. The circuit appears to
latch off because the FAULT signal shuts down the ATX
supply, cutting off the input supply to the faulting output, and
thus keeping it from ever recovering from the fault condition.
However, it is not recommended to test the circuit against
output under-voltages (output short-circuits) with the fault
latch jumper removed . Due to the very slow response of the
ATX supply in response to a shutdown request, the external
N/P-MOS switches (Q4, Q5, Q6, and Q7) in use at the time
of testing could fail as a result of sustained over-current
through the drain-source junction and bond wires. The
FAULT latch circuit acts on the SS pin directly, shutting
2
HIP6500B/02BEVAL1 Reference Design
General
Both evaluation boards are built on 2-ounce, 4-layer, printed
circuit board (see last six pages of this application note for
layout plots). Most of the components specific to the
evaluation board alone, which are not needed in a real
computer application, are placed on the bottom side of the
board. Assuming the input supplies and the controlled output
planes have their own on-board filtering (capacitors), the
only components required to implement this ACPI 5-voltage
controller/regulator solution are contained within the white
rectangle surrounding the HIP6500B/02B on the top side of
the board. All the additional circuitry contained on board has
the role of duplicating the computer environment the chip
would operate in. Since this additional circuitry would clutter
and detract from the readability of the schematic, most of it
was grouped in two blocks, named “SIGNAL
CONDITIONING” and “FAULT LATCH” (see evaluation
board schematics).
The boards also contain a serpentine resistor which
occupies about 1/3 of both top and bottom sides of the
board. The ATX supply requires some minimum loading on
the +5V output in order to stay active; lack of this minimum
loading causes the ATX to shut down all its outputs, except
+5VSB. This minimum load is specified as 1A, but most
supplies will stay active with as little as 400-500mA. The
embedded resistor is designed to draw a current of about 1A
(typical). If the current draw is insufficient to keep the power
supply active, try reducing the value of the embedded
resistor. Shorting out the W1 footprint, on the back side of
the board, effectively shorts out 1/4 of the resistive trace,
increasing the current draw by 30%. Similarly, shorting out
W2 reduces the trace by 50%, thus doubling the current
draw from the +5V output. If either W1 or W2 are shorted, it
is advised that active state operation time be reduced as to
avoid severe overheating of the board (in case the 5V
相关PDF资料 |
PDF描述 |
|---|---|
| HIP6501AEVAL1 | EVALUATION BOARD ACPI HIP6501 |
| HIP9011EVAL1Z | BOARD EVALUATION FOR HIP9011 |
| HM2H08P115LF | HM2H08P115LF SHROUD STYLE B LF |
| HM2P12P1LF | HM2 M INS STYLE N WIDE |
| HM2R06P1LF | MILLIPACS RCP HSG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HIP6500CB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HIP6500CB-TS2490 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HIP6500EVAL1 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multiple Linear Power Controller with ACPI Control Interface |
| HIP6501 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Triple Linear Power Controller with ACPI Control Interface |
| HIP6501A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Triple Linear Power Controller with ACPI Control Interface |
发布紧急采购，3分钟左右您将得到回复。