收藏本站
参数资料
型号： HMS30C7202N
厂商： Electronic Theatre Controls, Inc.
英文描述： Highly-intergrated MPU
中文描述： 高intergrated微处理器
文件页数： 13/179页
文件大小： 2127K
代理商： HMS30C7202N
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 8 -
LIST OF FIGURES
Figure 5-1 PMU Power Management State Diagram........................................................................ 28
Figure 5-2 PMU Cold Reset Event ................................................................................................... 34
Figure 5-3 PMU Software Generated Warm Reset........................................................................... 35
Figure 5-4 PMU An Externally Generated Warm Reset.................................................................... 36
Figure 6-1 SDRAM Controller Software Example and Memory Operation Diagram......................... 39
Figure 8-1 Video System Block Diagram.......................................................................................... 52
Figure 8-2 5:6:5 Combination of 16bpp Data.................................................................................... 53
Figure 8-3 Palette RAM Entries for 5:6:5 Combination..................................................................... 54
Figure 8-4 Sample Code for 5:6:5 Palette Generation...................................................................... 54
Figure 8-5 LCD Palette Word Bit Field for STN mode ...................................................................... 62
Figure 8-6 LCD Palette Word Bit Field for TFT mode....................................................................... 62
Figure 8-7 Example Mono STN LCD Panel Signal Waveforms........................................................ 63
Figure 8-8 Example TFT Signal Waveforms, Start of Frame ............................................................ 63
Figure 8-9 Example TFT Signal Waveforms, End of Last Line ......................................................... 63
Figure 9-1 USB Block Diagram......................................................................................................... 87
Figure 9-2 USB Serial Interface Engine............................................................................................ 88
Figure 9-3 USB Device Interface Device Controller.......................................................................... 89
Figure 10-3 Interrupt controller block diagram.................................................................................110
Figure 10-4 A flow chart of the keyboard controller..........................................................................115
Figure 10-5 PS/2 Controller Transmitting Data Timing Diagram......................................................121
Figure 10-6 PS/2 Controller Receiving Data Timing Diagram..........................................................122
Figure 10-7 RTC Connection...........................................................................................................124
Figure 10-8 RTC Block Diagram......................................................................................................125
Figure 10-9 WDT Operation in the Watchdog Timer mode..............................................................142
Figure 10-10 WDT Operation in the Interval Timer mode................................................................143
Figure 10-11 Interrupt Clear in the interval timer mode....................................................................145
Figure 10-12 Interrupt Clear in the watchdog timer mode with reset disable...................................146
Figure 10-13 Interrupt Clear in the watchdog timer mode with manual reset...................................146
LIST OF TABLES
Table 2-1 Pin Signal Type Definition.................................................................................................. 17
Table 2-2 External Signal Functions .................................................................................................. 19
Table 4-1 Top-level address map....................................................................................................... 25
Table 4-2 Peripherals Base Addresses.............................................................................................. 26
Table 5-1 PMU Register Summary .................................................................................................... 30
Table 5-2 PMU Bit Settings for a cold Reset Event within PMUSTAT Register.................................. 35
Table 5-3 PMU Bit Settings for a Software Generated Warm Reset within PMUSTAT Register........ 35
Table 5-4 PMU Bit Settings for a Warm Reset within PMUSTAT Register......................................... 36
Table 6-1 SDRAM Controller Register Summary............................................................................... 38
Table 6-2 SDRAM Row/Column Address Map................................................................................... 41
Table 6-3 SDRAM Device Selection .................................................................................................. 42
Table 7-1 Static Memory Controller Register Summary..................................................................... 46
Table 8-1 LCD Colorgrayscale intensities and modulation rates........................................................ 55
Table 8-2 How to order the bit on LD[7:0] in 8-bit color STN mode.................................................... 56
Table 8-3 LCD Controller Register Summary..................................................................................... 56
Table 9-1 DMA Controller Register Summary.................................................................................... 65
Table 10-1 ADC Controller Register Summary .................................................................................. 95
Table 10-2 Interrupt controller Configuration.....................................................................................110
Table 10-3 Interrupt controller Register Summary ............................................................................111
Table 10-4 Matrix Keyboard Interface Controller Register Summary................................................116
Table 10-5 PS/2 Controller Register Summary.................................................................................119
Table 10-6 Non-AMBA Signals within RTC Core Block.....................................................................124
Table 10-7 RTC Register Summary..................................................................................................125
Table 10-8 Timer Register Summary ................................................................................................127
Table 10-9 UART/SIR Register Summary.........................................................................................134
Table 10-10 Baud Rate with Decimal Divisor at 3.6864MHz Crystal Frequency...............................137
Table 10-11 Watchdog Timer Register Summary..............................................................................143
相关PDF资料
PDF描述
HMS81C2012A CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012AK CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012ALQ CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012AQ INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT
HMS81C2020A INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A
相关代理商/技术参数
参数描述
HMS30C7210 制造商:未知厂家 制造商全称:未知厂家 功能描述:ARM Based 32-Bit Microprocessor
HMS3224M3 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
HMS3224M3-10 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
HMS3224M3-12 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
HMS3224M3-15 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*