- 您现在的位置：买卖IC网 > PDF目录370643 > HMS30C7202N (Electronic Theatre Controls, Inc.) Highly-intergrated MPU PDF资料下载
参数资料
| 型号： | HMS30C7202N |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Highly-intergrated MPU |
| 中文描述： | 高intergrated微处理器 |
| 文件页数： | 14/179页 |
| 文件大小： | 2127K |
| 代理商： | HMS30C7202N |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 9 -
1
1.1
The ARM720T core incorporates an 8K unified write-through cache, and an 8 data entry, 4-address entry write
buffer. It also incorporates an MMU with a 64 entry TLB, and WinCE enhancements.
1.2
Video
The integrated LCD controller can control STN displays and TFT displays, up to 640x480 (VGA) resolution
and 16bit color. On mono displays it can directly generate 16 gray scales.
1.3
Memory
HMS30C7202 incorporates two independent memory controllers. A high-speed 16-bit wide interface connects
directly to one or two 16, 64,128 or 256MBit SDRAM devices, supporting DRAM memory sizes in the range 2
to 64MB. A separate 32- bit data path interfaces to ROM or Flash devices. Burst mode ROMs are supported,
for increased performance, allowing operating system code to be executed directly from ROM. Since the ROM
and SDRAM interfaces are independent, the processor core can execute ROM code simultaneously with
video DMA access to the SDRAM, thus increasing total effective memory bandwidth, and hence overall
performance.
1.4
Internal Bus Structure
The HMS30C7202 internal bus organization is based upon the AMBA standard, but with some minor
modifications to the peripheral buses (the APBs). There are three main buses in the HMS30C7202:
1.
The main system bus (the ASB) to which the CPU and memory controllers are connected
2.
The fast APB to which high-bandwidth peripherals are connected
3.
The slow APB (to which timers, the UART and other low-bandwidth peripherals are connected)
There is also a separate video DMA bus.
1.4.1
ASB
ARCHITECTURAL OVERVIEW
Processor
The ASB is designed to allow the ARM continuous access to both, the ROM and the SDRAM interface. The
SDRAM controller straddles both the ASB and the video DMA bus so the LCD can access the SDRAM
controller simultaneously with activity on the ASB. This means that the ARM can read code from ROM, or
access a peripheral, without being interrupted by video DMA.
The HMS30C7202 uses a modified arbiter to control mastership on the main ASB bus. The arbiter only
arbitrates on quad-word boundaries, or when the bus is idle. This is to get the best performance with the
ARM720T, which uses a quad-word cache line, and also to get the best performance from the SDRAM, which
uses a burst size of eight half-words per access. By arbitrating only when the bus is idle or on quad-word
boundaries (A[3:2] = 11), it ensures that cache line fills are not broken up, hence SDRAM bursts are not
broken up.
The SDRAM controller controls video ASB arbitration. This is explained in 6.5 Arbitration on page 39.
1.4.2
Video bus
The video bus connects the LCD controller with the SDRAM controller. Data transfers are DMA controlled. The
video bus consists of an address bus, data bus and control signals to/from the SDRAM controller. The LCD
registers are programmed through the fast APB. The SDRAM controller arbitrates between ASB, VGA access
requests. Video always has higher priority than ASB access requests. The splitting ASB/video bus allows slow
ASB device accesses SDRAM without blocking video DMA.
1.4.3
APB
相关PDF资料 |
PDF描述 |
|---|---|
| HMS81C2012A | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT |
| HMS81C2020A | INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HMS30C7210 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ARM Based 32-Bit Microprocessor |
| HMS3224M3 | 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-10 | 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-12 | 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-15 | 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
发布紧急采购，3分钟左右您将得到回复。