- 您现在的位置：买卖IC网 > PDF目录370643 > HMS30C7202N (Electronic Theatre Controls, Inc.) Highly-intergrated MPU PDF资料下载
参数资料
| 型号： | HMS30C7202N |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Highly-intergrated MPU |
| 中文描述： | 高intergrated微处理器 |
| 文件页数： | 17/179页 |
| 文件大小： | 2127K |
| 代理商： | HMS30C7202N |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 12 -
peripherals to be clocked slowly hence reducing power consumption. The use of three buses reduces the
number of nodes that are toggled during a data access, and thereby further reducing power consumption. In
addition, clocks to peripherals that are not active can also be gated.
1.8.1
Clock gating
The high performance peripherals, such as the SDRAM controller and the LCD controller, run most of the time
at high frequencies and careful design, including the use of clock gating, has minimized their power
consumption. Any peripherals can be powered down completely when not in use.
1.8.2
PMU
The Power Management Unit (PMU) is used to control the overall state the system is in. The system can be in
one of five states:
Run
The system is running normally. All clocks are running (except where gated locally), and the SDRAM controller is
performing normal refresh.
Slow
The system operates normally, except the ARM is placed into Fast Bus mode, and hence is clocked at half its normal
rate.
Idle
In this mode, the PMU becomes the bus master until there is an interrupt for the CPU, or the peripheral DMA controller
requests mastership of the bus.
Sleep
The SDRAM is placed into self-refresh mode, and internal clocks are gated off. This mode can only be entered from
Idle mode (that is, the PMU must be ASB master before this mode can be entered). The PMU must get bus mastership
to ensure that the system is stopped in a safe state and not, for example, halfway through an SDRAM write. Usually
this state is only to be entered briefly, on the way to entering deep sleep mode.
Deep Sleep
In deep sleep mode, the 3.6864MHz oscillator and the PLLs are disabled. This is the lowest power state available.
Only the 32kHz oscillator runs. The real time clock and wakeup sections of the PMU are operated from this clock.
Everything else is powered down, and SDRAM is in self-refresh mode. This is the normal system “off” mode. Sleep and
Deep Sleep modes are exited either by a user wake-up event (generally pressing the “On” key), an RTC wake-up
alarm, a device reset request, or by a modem ring indicate event. These interrupt sources go directly to the PMU. In
addition, the modem ring indicate signal also goes to the normal interrupt controller to signal an interrupt if there is a
ring indicate event in a non-sleep mode.
1.9
Test and debug
The HMS30C7202 incorporates the ARM standard test interface controller (TIC) allowing 32-bit parallel test
vectors to be passed onto the internal bus. This allows access to the ARM720T macro-cell core, and also to
memory mapped devices and peripherals within the HMS30C7202. In addition, the ARM720T includes
support for the ARM debug architecture (Embedded ICE), which makes use of a JTAG boundary scan port to
support debug of code on the embedded processor. The same boundary scan port is also used to support a
normal pad-ring boundary scan for board level test applications.]
相关PDF资料 |
PDF描述 |
|---|---|
| HMS81C2012A | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT |
| HMS81C2020A | INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HMS30C7210 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ARM Based 32-Bit Microprocessor |
| HMS3224M3 | 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-10 | 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-12 | 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-15 | 制造商:HANBIT 制造商全称:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
发布紧急采购，3分钟左右您将得到回复。