- 您现在的位置：买卖IC网 > Datasheet目录327 > HW-V5-ML507-UNI-G (Xilinx Inc)EVAL PLATFORM V5 FXT Datasheet资料下载
参数资料
| 型号： | HW-V5-ML507-UNI-G |
| 厂商： | Xilinx Inc |
| 文件页数： | 19/60页 |
| 文件大小： | 0K |
| 描述： | EVAL PLATFORM V5 FXT |
| 标准包装： | 1 |
| 系列： | Virtex®-5 FXT |
| 类型： | FPGA |
| 适用于相关产品： | ML507 |
| 所含物品： | ML507 平台，DVI 适配器，小型闪存卡和 SATA 转接线 |
| 相关产品： | XC5VFX70T-2FFG665I-ND - IC FPGA VIRTEX-5FX 70K 665-FCBGA XC5VFX70T-2FFG665C-ND - IC FPGA VIRTEX-5FX 70K 665-FCBGA XC5VFX70T-2FFG1136I-ND - IC FPGA VIRTEX-5FX 70K 1136-FBGA XC5VFX70T-2FFG1136C-ND - IC FPGA VIRTEX-5FX 70K 1136-FBGA XC5VFX70T-1FFG665I-ND - IC FPGA VIRTEX-5FX 70K 665-FCBGA 122-1585-ND - IC FPGA VIRTEX-5FX 70K 665-FCBGA XC5VFX70T-1FFG1136I-ND - IC FPGA VIRTEX-5FX 70K 1136-FBGA 122-1584-ND - IC FPGA VIRTEX-5FX 70K 1136-FBGA XC5VFX70T-1FFG1136CES-ND - IC FPGAVIRTEX5FX ES 70K 1136FBGA XC5VFX70T-1FF1136CES-ND - IC FPGAVIRTEX5FX ES 70K 1136FBGA 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
R
Detailed Description
DDR2 Memory Expansion
The DDR2 interface support user installation of SODIMM modules with more memory
since higher order address and chip select signals are also routed from the SODIMM to the
FPGA.
DDR2 Clock Signal
Two matched length pairs of DDR2 clock signals are broadcast from the FPGA to the
SODIMM. The FPGA design is responsible for driving both clock pairs with low skew. The
delay on the clock trace is designed to match the delay of the other DDR2 control signals.
DDR2 Signaling
All DDR2 SDRAM control signals are terminated through 47 Ω resistors to a 0.9V VTT
reference voltage. The FPGA DDR2 interface supports SSTL18 signaling and all DDR2
signals are controlled impedance. The DDR2 data, mask, and strobe signals are matched
length within byte groups. The ODT functionality of the SODIMM should be utilized.
3. Differential Clock Input and Output with SMA Connectors
High-precision clock signals can be input to the FPGA using differential clock signals
brought in through 50 Ω SMA connectors. This allows an external function generator or
other clock source to drive the differential clock inputs that directly feed the global clock
input pins of the FPGA. The FPGA can be configured to present a 100 Ω termination
impedance.
A differential clock output from the FPGA is driven out through an LVDS clock
multiplexer (U12) onto a second pair of SMA connectors (J12 and J13). This allows the
FPGA to drive a precision clock to an external device such as a piece of test equipment.
Table 1-3:
Differential SMA Clock Connections
Connector
J10
J11
J12 (1)
J13 (1)
Clock Name
SMA_DIFF_CLK_IN_P
SMA_DIFF_CLK_IN_N
SMA_DIFF_CLK_OUT_P
SMA_DIFF_CLK_OUT_N
FPGA Pin
H14
H15
J20
J21
ML505/ML506
GTP1 of
GTP_X0Y4
receive pair
GTP1 of
GTP_X0Y4
transmit pair
ML507
GTX1 of
GTX_X0Y5
receive pair
GTX1 of
GTX_X0Y5
transmit pair
Notes:
1. When jumper J54 (located near the battery) is not shunted (default), the FPGA differential clock output
is selected on U12 and driven out to the SMA connectors, J12 and J13.
4. Oscillators
The board has one crystal oscillator socket (X1) wired for standard LVTTL-type oscillators.
It connects to the FPGA clock pin as shown in Table 1-4, page 20 . The X1 socket is
populated with a 100-MHz oscillator and is powered by the 3.3V supply.
The board also provides an IDT5V9885 (U8) EEPROM programmable clock generator
device. This device is used to generate a variety of clocks to the board peripherals and
ML505/ML506/ML507 Evaluation Platform
UG347 (v3.1.2) May 16, 2011
19
相关PDF资料 |
PDF描述 |
|---|---|
| HW-V5-ML550-UNI-G | EVALUATION PLATFORM VIRTEX-5 |
| HW-V5-ML555-G | BOARD EVAL FOR VIRTEX-5 ML555 |
| HW-V5-ML561-UNI-G | EVALUATION PLATFORM VIRTEX-5 |
| I-JET | JTAG ARM DEBUGGING PROBE |
| IAC24A | INPUT MODULE AC 5MA 24VDC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HW-V5-ML507-UNI-G-J | 功能描述:EVAL PLATFORM V5 FXT RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex®-5 FXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| HW-V5-ML510-G | 功能描述:BOARD EVAL FOR VIRTEX-5 ML510 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex® -5 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| HW-V5-ML510-G-J | 功能描述:BOARD EVAL FOR VIRTEX-5 ML510 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex® -5 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| HW-V5-ML521-UNI-G | 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 类别:编程器，开发系统 >> 过时/停产零件编号 系列:Virtex®-5 FXT/LXT 标准包装:1 系列:- 传感器类型:CMOS 成像，彩色（RGB） 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| HW-V5-ML521-UNI-G-J | 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex®-5 FXT/LXT 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
发布紧急采购，3分钟左右您将得到回复。