- 您现在的位置：买卖IC网 > PDF目录384468 > HY5PS1G831CLFP-C4 (HYNIX SEMICONDUCTOR INC) 1Gb DDR2 SDRAM PDF资料下载
参数资料
| 型号： | HY5PS1G831CLFP-C4 |
| 厂商： | HYNIX SEMICONDUCTOR INC |
| 元件分类： | DRAM |
| 英文描述： | 1Gb DDR2 SDRAM |
| 中文描述： | 128M X 8 DDR DRAM, 0.5 ns, PBGA60 |
| 封装： | ROHS COMPLIANT, FBGA-60 |
| 文件页数： | 34/37页 |
| 文件大小： | 539K |
| 代理商： | HY5PS1G831CLFP-C4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页
Rev. 0.2 / Dec 2006
34
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
19. tRPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the
device output is no longer driving (tRPST), or begins driving (tRPRE). Below figure shows a method to calcu-
late these points when the device is no longer driving (tRPST), or begins driving (tRPRE). Below Figure shows
a method to calculate these points when the device is no longer driving (tRPST), or begins driving (tRPRE) by
measuring the signal at two different voltages. The actual voltage measurement points are not critical as long
as the calculation is consistent.
20. Input waveform timing with differential data strobe enabled MR[bit10] =0, is referenced from the input
signal crossing at the V
IH
(ac) level to the differential data strobe crosspoint for a rising signal, and from the
input signal crossing at the V
IL
(ac) level to the differential data strobe crosspoint for a falling signal applied to
the device under test.
21. Input waveform timing with differential data strobe enabled MR[bit10]=0, is referenced from the input
signal crossing at the V
IH
(dc) level to the differential data strobe crosspoint for a rising signal and V
IL
(dc) to
the differential data strobe crosspoint for a falling signal applied to the device under test.
22. Input waveform timing is referenced from the input signal crossing at the V
IH
(ac) level for a rising signal
and V
IL
(ac) for a falling signal applied to the device under test.
23. Input waveform timing is referenced from the input signal crossing at the V
IL
(dc) level for a rising signal
and V
IH
(dc) for a falling signal applied to the device under test.
DQS
V
DDQ
V
IH(ac)
min
V
IH(dc)
min
tDH
tDS
DQS
V
REF
(dc)
V
IL(dc)
max
V
SS
V
IL(ac)
max
tDH
tDS
Differential Input waveform timing
tHZ , tRPST end point = 2*T1-T2
tLZ , tRPRE begin point = 2*T1-T2
VOH + xmV
VOH + 2xmV
VOL + 1xmV
VOL + 2xmV
tHZ
tRPST end point
VTT + 2xmV
VTT + xmV
VTT -xmV
VTT - 2xmV
tHZ
tRPRE begin point
相关PDF资料 |
PDF描述 |
|---|---|
| HY5PS1G831CLFP-E3 | 1Gb DDR2 SDRAM |
| HY5PS1G831CLFP-S5 | 1Gb DDR2 SDRAM |
| HY5PS1G831CLFP-Y5 | 1Gb DDR2 SDRAM |
| HY5PS1G821LM-E3 | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G821M | 1Gb DDR2 SDRAM(DDP) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY5PS1G831CLFP-E3 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G831CLFP-S5 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G831CLFP-Y5 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G831F | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G831F-C4 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
发布紧急采购，3分钟左右您将得到回复。