参数资料
型号: IBM0117405M
厂商: IBM Microeletronics
英文描述: 4M x 4 11/11 EDO DRAM(16M位 动态RAM(超页面模式读写并带22条地址线,其中11条为行地址选通,11条为列地址选通))
中文描述: 4米× 4 11/11 EDO公司的DRAM(1,600位动态随机存储器(超页面模式读写并带22条地址线,其中11条为行地址选通,11条为列地址选通))
文件页数: 7/31页
文件大小: 545K
代理商: IBM0117405M
IBM0117405
IBM0117405B IBM0117405P
4M x 4 11/11 EDO DRAM
IBM0117405M
28H4726
SA14-4228-05
Revised 4/97
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 7 of 31
AC Characteristics
(T
A
= 0 to +70C, V
CC
= 3.3V
±
0.3V or V
CC
= 5.0V
±
0.5V)
1. An initial pause of 200
μ
s is required after power-up followed by 8 RAS only refresh cycles before proper device operation is
achieved. In case of using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only
refresh cycles is required.
2. AC measurements assume t
T
=2ns.
3. V
IH
(min.) and V
IL
(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V
IH
and V
IL
.
4. Valid column addresses are A0 through A10.
Read, Write, Read-Modify-Write and Refresh Cycles
(Common Parameters)
Symbol
Parameter
-50
-60
Units
Notes
Min.
Max.
Min.
Max.
t
RC
Random Read or Write Cycle Time
84
104
ns
t
RP
RAS Precharge Time
30
40
ns
t
CP
CAS Precharge Time
8
10
ns
t
RAS
RAS Pulse Width
50
10K
60
10K
ns
t
CAS
CAS Pulse Width
8
10K
10
10K
ns
t
ASR
Row Address Setup Time
0
0
ns
t
RAH
Row Address Hold Time
10
10
ns
t
ASC
Column Address Setup Time
0
0
ns
t
CAH
Column Address Hold Time
8
_
10
ns
t
RCD
RAS to CAS Delay Time
14
37
14
45
ns
1
t
RAD
RAS to Column Address Delay Time
12
25
12
30
ns
2
t
RSH
RAS Hold Time
8
10
ns
t
CSH
CAS Hold Time
38
45
ns
t
CRP
CAS to RAS Precharge Time
5
5
ns
t
DZO
OE Delay Time from D
IN
0
0
ns
3
t
DZC
CAS Delay Time from D
IN
0
0
ns
3
t
T
Transition Time (Rise and Fall)
2
50
2
50
ns
4
1. Operation within the t
RCD
(max.) limit ensures that t
RAC
(max.) can be met. t
RCD
(max.) is specified as a reference point only. If t
RCD
is greater than the specified t
RCD
(max.) limit, then access time is controlled by t
CAC
.
2. Operation within the t
RAD
(max.) limit ensures that t
RAC
(max.) can be met. t
RAD
(max.) is specified as a reference point only. If t
RAD
is
greater than the specified t
RAD
(max.) limit, then access time is controlled by t
AA
.
3. Either t
DZC
or t
DZO
must be satisfied.
4. AC measurements assume t
T
=2ns.
Discontinued (9/98 - last order; 3/99 last ship)
相关PDF资料
PDF描述
IBM0117405P 4M x 4 11/11 EDO DRAM(16M位 动态RAM(超页面模式读写并带22条地址线,其中11条为行地址选通,11条为列地址选通))
IBM0117805 2M x 8 11/10 EDO DRAM(16M位 动态RAM(超页面模式读写并带21条地址线,其中11条为行地址选通,10条为列地址选通))
IBM0117805B 2M x 8 11/10 EDO DRAM(16M位 动态RAM(超页面模式读写并带21条地址线,其中11条为行地址选通,10条为列地址选通))
IBM0117805M 2M x 8 11/10 EDO DRAM(16M位 动态RAM(超页面模式读写并带21条地址线,其中11条为行地址选通,10条为列地址选通))
IBM0117805P 2M x 8 11/10 EDO DRAM(16M位 动态RAM(超页面模式读写并带21条地址线,其中11条为行地址选通,10条为列地址选通))
相关代理商/技术参数
参数描述
IBM0118160J3F60 制造商:IBM 功能描述:51H057
IBM0118165PT3E6R 制造商:IBM 功能描述:*
IBM011816DT3D60 制造商:IBM 功能描述:28H4998
IBM0164405BT3D50 制造商:IBM 功能描述:20L9262
IBM0165165PT3C50 制造商:IBM 功能描述:75H3120