- 您现在的位置：买卖IC网 > PDF目录261241 > IBM25EMPPC740LDBA3330 32-BIT, 333 MHz, RISC PROCESSOR, CBGA255 PDF资料下载
参数资料
| 型号： | IBM25EMPPC740LDBA3330 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA255 |
| 封装： | 21 X 21 MM, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件页数： | 33/50页 |
| 文件大小： | 600K |
| 代理商： | IBM25EMPPC740LDBA3330 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
5/20/99
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
Page 35
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
System Design Information
This section provides electrical and thermal design recommendations for successful application of the 750.
PLL Conguration
The 750 PLL is configured by the PLL_CFG[0-3-] signals. For a given SYSCLK (bus) frequency, the PLL con-
figuration signals set the internal CPU and VCO frequency of operation.
750 Microprocessor PLL Conguration
PLL_CFG
(0:3)
Processor to Bus Frequency Ratio
VCO Divider5
bin
dec
0000
0
Rsv1
n/a
0001
1
7.5x
2
0010
2
7x
2
0011
3
PLL Bypass3
n/a
0100
4
2x7
2
0101
5
6.5x
2
0110
6
2.5x6,7
2
0111
7
4.5x
2
1000
8
3x
2
1001
9
5.5x
2
1010
10
4x
2
1011
11
5x
2
1100
12
8x
2
1101
13
6x
2
1110
14
3.5x
2
1111
15
Off4
n/a
Note:
1. Reserved settings.
2. SYSCLK min is limited by the lowest frequency that manufacturing will support, see Section , “Clock AC Specifications,” for valid SYSCLK and VCO
frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode
operation. This mode is intended for factory use only. Note: The AC timing specifications given in the document do not apply in PLL-bypass mode.
4. In Clock - off mode, no clocking occurs inside the 750 regardless of the SYSCLK input.
5. The VCO to core clock ratio is 2x for 740/750. This simplifies clock frequency calculations so the user can disregard the VCO frequency. The VCO will
operate correctly when the core clock is within specification.
6. 0110 will change from 2.5x in dd2.x to 10x in dd3.x.
7. These values are for dd2.x only. In dd3.x, these PLL.CFG settings may change.
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25EMPPC740LDBF4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC740LFBC4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC750LCBA4660 | 32-BIT, 466 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750LDBF4660 | 32-BIT, 466 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750LEBB3000 | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA360 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25EMPPC740LEBA300 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA333 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA366 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA400 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA466 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
发布紧急采购，3分钟左右您将得到回复。