
Advance Information
PowerNPTM NPe405L Embedded Processor Data Sheet
27
Signal List
The table following table provides a summary of the number of package pins associated with each functional
interface group.
description of the signal function. The signals are grouped together according to their function. Some signals
are multiplexed on the same package pin (ball) so that the pin can be used for different functions. In most
cases, the signal name is shown in this table without any multiplexed signal names that may be associated
with it. In cases where multiplexed signals are in the same functional group, the names appear as a default
signal followed by secondary signals in square brackets (for example, PCIC0:3[BE0:3]). Active-low signals
such as BE0:3 are marked with an overline. Any signal that is not the primary (default) signal on a multiplexed
pin is shown in square backets.
The active signal on a multiplexed pin is controlled by programming. It is expected that in any single
application, a particular pin will always be programmed to serve the same function. The flexibility of
multiplexing allows a single chip to offer a richer pin selection than would otherwise be possible.
In addition to multiplexing, many pins are also multi-purpose. For example, EMC0TxErr[EMC0Tx1En]
functions as an error output when the Ethernet interface operates in MII mode, or as a transmit enable output
when operating in RMII mode.
One group of pins is used as strapped inputs during system reset. These pins function as strapped inputs
Note that these are not multiplexed pins since the function of the pins is not programmable.
The following table lists all of the I/O signals provided by the NPe405L. Please refer to
“Signals ListedPin Summary
Group
No. of Pins
Nonmultiplexed Signals
167
Multiplexed Signals
48
Total Signal Pins
215
AVDD
1
OVDD
16
VDD
8
Gnd
48
Thermal (and Gnd)
36
Reserved
0
Total Pins
324