- 您现在的位置：买卖IC网 > PDF目录239729 > IBM25PPC405GPR3DB266Z 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456 PDF资料下载
参数资料
| 型号： | IBM25PPC405GPR3DB266Z |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456 |
| 封装： | 27 X 27 MM, ENHANCED, PLASTIC, BGA-456 |
| 文件页数： | 31/58页 |
| 文件大小： | 1264K |
| 代理商： | IBM25PPC405GPR3DB266Z |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
Preliminary
PowerPC 405GPr Embedded Processor Data Sheet
3/14/03
Page 37 of 58
[TS1O]GPIO3
Odd Trace execution status. To access this function, software
must toggle a DCR bit
or
General Purpose I/O.
O[I/O]
5V tolerant
3.3V LVTTL
1, 6
[TS2O]GPIO4
Odd Trace execution status. To access this function, software
must toggle a DCR bit
or
General Purpose I/O.
O[I/O]
5V tolerant
3.3V LVTTL
1, 6
[TS3:6]GPIO5:8
Trace status. To access this function, software must toggle a
DCR bit
or
General Purpose I/O.
O[I/O]
5V tolerant
3.3V LVTTL
1, 6
[TrcClk]GPIO9
Trace interface clock. A toggling signal that is always half of the
CPU core frequency. To access this function, software must
toggle a DCR bit
or
General Purpose I/O.
Note: Initialization strapping must hold this pin low (0) during
reset.
O[I/O]
5V tolerant
3.3V LVTTL
1, 6
Ground pins
GND
Ground
Note: L11-L16, M11-M16, N11-N16, P11-P16, R11-R16,
and T11-T16 are also thermal balls.
OVDD pins
OVDD
Output driver voltage—3.3V.
VDD pins
VDD
Logic voltage—1.8V.
Other pins
Reserved
Reserved—Except for AF4, do not connect signals, voltage, or
ground to these pins. AF4 must be tied to OVDD or GND.
Signal Functional Description (Part 8 of 8)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 29.
Signal Name
Description
I/OType
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| ICS950219YFLF-T | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| IBM25PPC750GXEBB2532T | 32-BIT, 800 MHz, RISC PROCESSOR, CBGA292 |
| ICS843023AGT | 320 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| IRFR9121 | 5.9 A, 80 V, 0.6 ohm, P-CHANNEL, Si, POWER, MOSFET, TO-252AA |
| IM1P-67202AV-25 | 1K X 9 OTHER FIFO, 25 ns, CDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25PPC405-GPR-3JB266Z | 制造商:IBM 功能描述: |
| IBM25PPC405GPR-3KB266C | 制造商:IBM 功能描述: |
| IBM25PPC440GX3CB667C | 制造商:IBM 功能描述: |
| IBM25PPC603E-BX-080-X | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25PPC603E-BX-100-X | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
发布紧急采购，3分钟左右您将得到回复。