- 您现在的位置：买卖IC网 > PDF目录239729 > IBM25PPC405GPR3DB266Z 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456 PDF资料下载
参数资料
| 型号： | IBM25PPC405GPR3DB266Z |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456 |
| 封装： | 27 X 27 MM, ENHANCED, PLASTIC, BGA-456 |
| 文件页数： | 39/58页 |
| 文件大小： | 1264K |
| 代理商： | IBM25PPC405GPR3DB266Z |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
Preliminary
PowerPC 405GPr Embedded Processor Data Sheet
Page 44 of 58
3/14/03
Spread Spectrum Clocking
Care must be taken when using a spread spectrum clock generator (SSCG) with the PPC405GPr. This
controller uses a PLL for clock generation inside the chip. The accuracy with which the PLL follows the SSCG
is referred to as tracking skew. The PLL bandwidth and phase angle determine how much tracking skew
there is between the SSCG and the PLL for a given frequency deviation and modulation frequency. When
using an SSCG with the PPC405GPr the following conditions must be met:
The frequency deviation must not violate the minimum clock cycle time. Therefore, when operating the
PPC405GPr with one or more internal clocks at their maximum supported frequency, the SSCG can only
lower the frequency.
The maximum frequency deviation cannot exceed
3%, and the modulation frequency cannot exceed
40kHz. In some cases, on-board PPC405GPr peripherals impose more stringent requirements (see
Note 1).
Use the peripheral bus clock (PerClk) for logic that is synchronous to the peripheral bus since this clock
tracks the modulation.
Use the SDRAM MemClkOut since it also tracks the modulation.
Notes:
1. The serial port baud rates are synchronous to the modulated clock. The serial port has a tolerance of
approximately 1.5% on baud rate before framing errors begin to occur. The 1.5% tolerance assumes that
the connected device is running at precise baud rates. If an external serial clock is used the baud rate is
unaffected by the modulation.
2. Operation of the PPC405GPr PCI Bridge is unaffected by the use of a SSCG.
For PCI frequencies of 33.33 MHz and below the PCI controller supports synchronous mode operation.
This is accomplished by strapping the PPC405GPr for synchronous mode PCI and connecting the PCI bus
clock to the PPC405GPr SysClk input. For 33.33 MHz signalling, the PCI specification has no limitation on
the amount of frequency deviation or modulation that may be applied to the PCI clock. Therefore, the
PPC405GPr SSCG requirements stated above take precedence.
At PCI frequencies above 33.33 MHz, the PCI controller must be operated in asynchronous mode. When
in asynchronous mode, the PCI bus clock must be driven into the PPC405GPr PCIClk input. In this
configuration the PCI controller supports the 66.66 MHz PCI clock specification which specifies a
maximum frequency deviation of -1% at a modulation of between 30 kHz and 33 kHz.
3. Ethernet operation is unaffected.
4. IIC operation is unaffected.
Caution: It is up to the system designer to ensure that any SSCG used with the PPC405GPr meets the
above requirements and does not adversely affect other aspects of the system.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS950219YFLF-T | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| IBM25PPC750GXEBB2532T | 32-BIT, 800 MHz, RISC PROCESSOR, CBGA292 |
| ICS843023AGT | 320 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| IRFR9121 | 5.9 A, 80 V, 0.6 ohm, P-CHANNEL, Si, POWER, MOSFET, TO-252AA |
| IM1P-67202AV-25 | 1K X 9 OTHER FIFO, 25 ns, CDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25PPC405-GPR-3JB266Z | 制造商:IBM 功能描述: |
| IBM25PPC405GPR-3KB266C | 制造商:IBM 功能描述: |
| IBM25PPC440GX3CB667C | 制造商:IBM 功能描述: |
| IBM25PPC603E-BX-080-X | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25PPC603E-BX-100-X | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
发布紧急采购，3分钟左右您将得到回复。