参数资料
型号: IBM25PPC750CXEJP5513T
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256
封装: 27 X 27 MM, PLASTIC, BGA-256
文件页数: 44/44页
文件大小: 416K
代理商: IBM25PPC750CXEJP5513T
Data Sheet
Preliminary
PowerPC 750CXe RISC Microprocessor
750cxe_DD3.1_Dev_3_gen_mkt.fm.1.5
April 8, 2004
General Information
Page 1 of 36
1. General Information
The PowerPC 750CXe RISC Microprocessor is an
implementation of the PowerPC family of reduced
instruction set computer (RISC) microprocessors.
The information in this document is specific to
revision DD 3.1 of the 750CEx and may not apply
to subsequent revisions.
1.1 Features
This section summarizes the major features of the
PowerPC 750CXe implementation of the PowerPC
architecture.
Branch processing unit
- Four instructions fetched per clock
- One branch processed per cycle (plus
resolving 2 speculations)
- Up to 1 speculative stream in execution, 1
additional speculative stream in fetch
- 512-entry branch history table (BHT) for
dynamic prediction
- 64-entry, 4-way set associative branch
target instruction cache (BTIC) for
eliminating branch delay slots
Dispatch unit
- Full hardware detection of dependencies
(resolved in the execution units)
- Dispatch two instructions to six independent
units (system, branch, load/store, fixed-
point unit 1, fixed-point unit 2, or floating-
point)
- 4-stage pipeline: fetch, dispatch, execute,
and complete
- Serialization control (predispatch,
postdispatch, execution, serialization)
Fixed-point units
- Fixed-point unit 1 (FXU1); multiply, divide,
shift, rotate, arithmetic, logical
- Fixed-point unit 2 (FXU2); shift, rotate,
arithmetic, logical
- Single-cycle arithmetic, shift, rotate, logical
- Multiply and divide support (multi-cycle)
- Early out multiply
- Thirty-two, 32-bit general purpose registers
- Secondary FXU executes integer
add/compare instructions
Decode
- Register file access
- Forwarding control
- Partial instruction decode
Load/store unit
- One cycle load or store cache access (byte,
half-word, word, double-word)
- Effective address generation
- Hits under misses (one outstanding miss)
- Single-cycle misaligned access within
double word boundary
- Alignment, zero padding, sign extend for
integer register file
- Floating-point internal format conversion
(alignment, normalization)
- Sequencing for load/store multiples and
string operations
- Store gathering
- Cache and TLB instructions
- Big and little-endian byte addressing
supported
- Misaligned little-endian support in hardware
Floating-point unit
- Support for IEEE-754 standard single and
double-precision floating-point arithmetic
- Optimized for single-precision multiply/add
- Thirty-two, 64-bit floating point registers
- Enhanced reciprocal estimates
- 3-cycle latency, 1-cycle throughput, single-
precision multiply-add
- 3-cycle latency, 1-cycle throughput, double-
precision add
- 4-cycle latency, 2-cycle throughput, double-
precision multiply-add
相关PDF资料
PDF描述
IBM25PPC750CXEJP2013T 32-BIT, 400 MHz, RISC PROCESSOR, PBGA256
IBM25PPC750CXEJP5512T 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256
IBM25PPC750CXEJP4022T 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256
IBM25PPC750CXEJP7022T 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256
IBM25PPC750CXEJQ4022T 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256
相关代理商/技术参数
参数描述
IBM25PPC750CXEJP7012T 制造商:IBM Microelectronics 功能描述:MPU 750XX RISC 32BIT 0.18UM 600MHZ 1.8V/2.5V 256BGA - Trays 制造商:IBM 功能描述:IBM IBM25PPC750CXEJP7012T Co-Processors
IBM25PPC750CXEJP7013T 制造商:IBM 功能描述:IBMIBM25PPC750CXEJP7013T OEM EOL151207
IBM25PPC750FL-GR0123V 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays
IBM25PPC750FL-GR0124V 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays
IBM25PPC750FL-GR0133T 制造商:IBM 功能描述:IBMIBM25PPC750FL-GR0133T CSOI9SG LOGIC P