- 您现在的位置：买卖IC网 > PDF目录20239 > ICL7135CPIZ (Intersil)IC ADC 4.5DIGIT MUXED BCD 28DIP PDF资料下载
参数资料
| 型号： | ICL7135CPIZ |
| 厂商： | Intersil |
| 文件页数： | 6/15页 |
| 文件大小： | 0K |
| 描述： | IC ADC 4.5DIGIT MUXED BCD 28DIP |
| 标准包装： | 13 |
| 显示器类型： | LED，LCD |
| 配置： | 7 段显示 |
| 接口： | BCD |
| 数字或字符： | A/D，4.5 位数字 |
| 电流 - 电源： | 1.1mA |
| 电源电压： | 4 V ~ 6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 28-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 28-PDIP |
| 包装： | 管件 |
| 产品目录页面： | 1236 (CN2011-ZH PDF) |
ICL7135
Digital Section
Figure 5 shows the Digital Section of the ICL7135. The
ICL7135 includes several pins which allow it to operate
conveniently in more sophisticated systems. These include:
Run/HOLD (Pin 25)
When high (or open) the A/D will free-run with equally
spaced measurement cycles every 40,002 clock pulses. If
taken low, the converter will continue the full measurement
cycle that it is doing and then hold this reading as long as
R/H is held low. A short positive pulse (greater than 300ns)
will now initiate a new measurement cycle, beginning with
between 1 and 10,001 counts of auto zero. If the pulse
occurs before the full measurement cycle (40,002 counts) is
completed, it will not be recognized and the converter will
simply complete the measurement it is doing. An external
indication that a full measurement cycle has been completed
is that the first strobe pulse (see below) will occur 101 counts
after the end of this cycle. Thus, if Run/HOLD is low and has
been low for at least 101 counts, the converter is holding and
ready to start a new measurement when pulsed high.
STROBE (Pin 26)
This is a negative going output pulse that aids in transferring
the BCD data to external latches, UARTs, or
microprocessors. There are 5 negative going STROBE
pulses that occur in the center of each of the digit drive
pulses and occur once and only once for each measurement
cycle starting 101 clock pulses after the end of the full
measurement cycle. Digit 5 (MSD) goes high at the end of
the measurement cycle and stays on for 201 counts. In the
center of this digit pulse (to avoid race c ondition s between
changing BCD and digit drives) the first STROBE pulse goes
negative for 1 / 2 clock pulse width. Similarly, after digit 5, digit
4 goes high (for 200 clock pulses) and 100 pulses later the
STROBE goes negative for the second time. This continues
through digit 1 (LSD) when the fifth and last STROBE pulse
is sent. The digit drive will continue to scan (unless the
previous signal was overrange) but no additional STROBE
pulses will be sent until a new measurement is available.
BUSY (Pin 21)
BUSY goes high at the beginning of signal integrate and
stays high until the first clock pulse after zero crossing (or
after end of measurement in the case of an overrange). The
internal latches are enabled (i.e., loaded) during the first
clock pulse after busy and are latched at the end of this clock
pulse. The circuit automatically reverts to auto-zero when
not BUSY, so it may also be considered a (Zl + AZ) signal. A
very simple means for transmitting the data down a single
wire pair from a remote location would be to AND BUSY with
clock and subtract 10,001 counts from the number of pulses
received - as mentioned previously there is one “NO-count”
pulse in each reference integrate cycle.
OVERRANGE (Pin 27)
This pin goes positive when the input signal exceeds the
range (20,000) of the converter. The output F/F is set at the
end of BUSY and is reset to zero at the beginning of
reference integrate in the next measurement cycle.
UNDERRANGE (Pin 28)
This pin goes positive when the reading is 9% of range or
less. The output F/F is set at the end of BUSY (if the new
reading is 1800 or less) and is reset at the beginning of
signal integrate of the next reading.
POLARlTY (Pin 23)
This pin is positive for a positive input signal. It is valid even
for a zero reading. In other words, +0000 means the signal is
positive but less than the least significant bit. The converter
can be used as a null detector by forcing equal frequency of
(+) and (-) readings. The null at this point should be less than
0.1 LSB. This output becomes valid at the beginning of
reference integrate and remains correct until it is revalidated
for the next measurement.
V + POLARITY
D5
D4
D3
D2
D1
11
23
12
17
18
19
20
13
B1
ANALOG
SECTION
MSB
MULTIPLEXER
LSB 14
15
16
B2
B4
B8
POLARITY
FF
LATCH
LATCH
LATCH
LATCH
LATCH
ZERO
CROSS.
DET.
COUNTERS
CONTROL LOGIC
24
22
25
27
28
26
21
DIGITAL
GND
CLOCK
IN
RUN/
HOLD
OVER UNDER STROBE BUSY
RANGE RANGE
FIGURE 5. DIGITAL SECTION OF THE ICL7135
6
FN3093.4
相关PDF资料 |
PDF描述 |
|---|---|
| IDT71V25761SA166BGI8 | IC SRAM 4MBIT 166MHZ 119BGA |
| NCP623MN-50R2G | IC REG LDO 5V .15A 6-DFN |
| IDT71V25761SA166BGI | IC SRAM 4MBIT 166MHZ 119BGA |
| TAJC335M025RNJ | CAP TANT 3.3UF 25V 20% 2312 |
| NCP623MN-33R2G | IC REG LDO 3.3V .15A 6-DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICL7135CPL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:(283.23 k) |
| ICL7135CQI | 功能描述:模数转换器 - ADC Integrated Circuits (ICs) RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ICL7135CQI+ | 功能描述:模数转换器 - ADC 4 1/2 Digit ADC w/ MUXd BCD Outputs RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ICL7135CQI+T | 功能描述:模数转换器 - ADC 4 1/2 Digit ADC w/ MUXd BCD Outputs RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ICL7135CQI-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。