- 您现在的位置：买卖IC网 > PDF目录20239 > ICL7135CPIZ (Intersil)IC ADC 4.5DIGIT MUXED BCD 28DIP PDF资料下载
参数资料
| 型号： | ICL7135CPIZ |
| 厂商： | Intersil |
| 文件页数： | 8/15页 |
| 文件大小： | 0K |
| 描述： | IC ADC 4.5DIGIT MUXED BCD 28DIP |
| 标准包装： | 13 |
| 显示器类型： | LED，LCD |
| 配置： | 7 段显示 |
| 接口： | BCD |
| 数字或字符： | A/D，4.5 位数字 |
| 电流 - 电源： | 1.1mA |
| 电源电压： | 4 V ~ 6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 28-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 28-PDIP |
| 包装： | 管件 |
| 产品目录页面： | 1236 (CN2011-ZH PDF) |
ICL7135
series with the integrating capacitor. The effect of the
resistor is to introduce a small pedestal voltage on to the
integrator output at the beginning of the reference integrate
phase. By careful selection of the ratio between this resistor
and the integrating resistor (a few tens of ohms in the
recommended circuit), the comparator delay can be
compensated and the maximum clock frequency extended
by approximately a factor of 3. At higher frequencies, ringing
and second order breaks will cause significant non-
linearities in the first few counts of the instrument. See
Application Note AN017.
The minimum clock frequency is established by leakage on
the auto-zero and reference caps. With most devices,
measurement cycles as long as 10s give no measurable
leakage error.
To achieve maximum rejection of 60Hz pickup, the signal
integrate cycle should be a multiple of 60Hz. Oscillator
frequencies of 300kHz, 200kHz, 150kHz, 120kHz, 100kHz,
40kHz, 33 1 / 3 kHz, etc. should be selected. For 50Hz
rejection, oscillator frequencies of 250kHz, 166 2 / 3 kHz,
125kHz, 100kHz, etc. would be suitable. Note that 100kHz
(2.5 readings/sec) will reject both 50Hz and 60Hz.
The clock used should be free from significant phase or
frequency jitter. Several suitable low-cost oscillators are
shown in the Typical Applications section. The multiplexed
output means that if the display takes significant current from
the logic supply, the clock should have good PSRR.
Zero-Crossing Flip-Flop
The flip-flop interrogates the data once every clock pulse
after the transients of the previous clock pulse and half-clock
pulse have died down. False zero-crossings caused by clock
pulses are not recognized. Of course, the flip-flop delays the
true zero-crossing by up to one count in every instance, and
if a correction were not made, the display would always be
one count too high. Therefore, the counter is disabled for
one clock pulse at the beginning of phase 3. This one-count
delay compensates for the delay of the zero-crossing
flip-flop, and allows the correct number to be latched into the
display. Similarly, a one-count delay at the beginning of
phase 1 gives an overload display of 0000 instead of 0001.
No delay occurs during phase 2, so that true ratiometric
readings result.
Evaluating The Error Sources
Errors from the “ideal” cycle are caused by:
1. Capacitor droop due to leakage.
INTEGRATOR
OUTPUT
AUTO
ZERO
10,001/
SIGNAL
INT.
10,000/
REFERENCE
INTEGRATE
20,001/
2. Capacitor voltage change due to charge “suck-out” (the
reverse of charge injection) when the switches turn off.
3. Non-linearity of buffer and integrator.
BUSY
OVER-RANGE
WHEN APPLICABLE
COUNTS COUNTS COUNTS MAX.
FULL MEASUREMENT
CYCLE 40,002 COUNTS
4. High-frequency limitations of buffer, integrator, and
comparator.
5. Integrating capacitor non-linearity (dielectric absorption).
6. Charge lost by C REF in charging C STRAY .
UNDER-RANGE
WHEN APPLICABLE
DIGIT SCAN
FOR OVER-RANGE
EXPANDED SCALE
BELOW
D5
D4
D3
D2
D1
7. Charge lost by C AZ and C lNT to charge C STRAY .
Each error is analyzed for its error contribution to the
converter in application notes listed on the back page,
specifically Application Note AN017 and Application Note
AN032.
Noise
REF INT ONE COUNT LONGER
STROBE
DIGIT SCAN
FOR OVER-RANGE
1000 ? / ? FIRST D5 OF AZ AND
COUNTS
SIGNAL INTEGRATE INTEGRATE
D5
D4
AUTO ZERO REFERENCE
The peak-to-peak noise around zero is approximately 15 μ V
(peak-to-peak value not exceeded 95% of the time). Near
full scale, this value increases to approximately 30 μ V. Much
of the noise originates in the auto-zero loop, and is
proportional to the ratio of the input signal to the reference.
D3
D2
D1
FIGURE 6. TIMING DIAGRAM FOR OUTPUTS
8
Analog And Digital Grounds
Extreme care must be taken to avoid ground loops in the
layout of ICL7135 circuits, especially in high-sensitivity
circuits. It is most important that return currents from digital
loads are not fed into the analog ground line.
FN3093.4
相关PDF资料 |
PDF描述 |
|---|---|
| IDT71V25761SA166BGI8 | IC SRAM 4MBIT 166MHZ 119BGA |
| NCP623MN-50R2G | IC REG LDO 5V .15A 6-DFN |
| IDT71V25761SA166BGI | IC SRAM 4MBIT 166MHZ 119BGA |
| TAJC335M025RNJ | CAP TANT 3.3UF 25V 20% 2312 |
| NCP623MN-33R2G | IC REG LDO 3.3V .15A 6-DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICL7135CPL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:(283.23 k) |
| ICL7135CQI | 功能描述:模数转换器 - ADC Integrated Circuits (ICs) RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ICL7135CQI+ | 功能描述:模数转换器 - ADC 4 1/2 Digit ADC w/ MUXd BCD Outputs RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ICL7135CQI+T | 功能描述:模数转换器 - ADC 4 1/2 Digit ADC w/ MUXd BCD Outputs RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ICL7135CQI-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。