- 您现在的位置：买卖IC网 > PDF目录2070 > ICS1574BMT (IDT, Integrated Device Technology Inc)IC CLOCK GEN PROGR LASER 16-SOIC PDF资料下载
参数资料
| 型号： | ICS1574BMT |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 10/12页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN PROGR LASER 16-SOIC |
| 产品变化通告： | Product Discontinuation 13/May/2009 |
| 标准包装： | 2,500 |
| 类型： | 时钟/频率合成器，时钟发生器 |
| PLL： | 是 |
| 输入： | 时钟，晶体 |
| 输出： | CMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 400MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
| 其它名称： | 1574BMT |
7
ICS1574B
]
3
[
K
L
C
P]
2
[
K
L
C
P]
1
[
K
L
C
P]
0
[
K
L
C
PS
U
L
U
D
O
M
0000
3
000
1
)
a
(
4
00
1
0
)
b
(
4
00
11
5
01
0
6
01
)
a
(
8
01
1
0
)
b
(
8
0
111
0
1
1X
0
2
1
1X
0
1
)
a
(
6
1
1X
1
0
)
b
(
6
1
1X
1
0
2
]
1
[
S]
0
[
SN
O
I
T
P
I
R
C
S
E
D
00
K
L
C
P
e
h
t
f
o
t
u
p
t
u
o
e
h
T
.
)
L
P
(
F
=
)
K
L
C
(
F
.
1
=
r
e
l
a
c
s
-
t
s
o
P
.
t
u
p
t
u
o
K
L
C
P
e
h
t
s
e
v
i
r
d
r
e
d
i
v
i
d
01
e
h
t
f
o
t
u
p
t
u
o
e
h
T
.
2
/
)
L
P
(
F
=
)
K
L
C
(
F
.
2
=
r
e
l
a
c
s
-
t
s
o
P
.
t
u
p
t
u
o
K
L
C
P
e
h
t
s
e
v
i
r
d
r
e
d
i
v
i
d
K
L
C
P
10
e
h
t
f
o
t
u
p
t
u
o
e
h
T
.
4
/
)
L
P
(
F
=
)
K
L
C
(
F
.
4
=
r
e
l
a
c
s
-
t
s
o
P
.
t
u
p
t
u
o
K
L
C
P
e
h
t
s
e
v
i
r
d
r
e
d
i
v
i
d
K
L
C
P
11
L
C
P
_
X
U
A
e
h
T
.
E
D
O
M
T
S
E
T
N
E
-
X
U
A
K
e
h
t
s
e
v
i
r
d
t
i
b
.
t
u
p
t
u
o
K
L
C
P
Register Mapping — ICS1574B
NOTE: It is not necessary to understand the function of these bits to use the ICS1574B. PC Software is available from ICS to
automatically generate all register values based on requirements. Contact factory for details.
BIT(S)
BIT REF.
DESCRIPTION
1 – 4
PCLK[0]..PCLK[3]
Sets PCLK divider modulus according to this table.
These bits are set to implement a divide-by-four on power-up.
(X = Don't Care)
5, 6
Reserved
Must be set to 0.
7
Reserved
Must be set to 1.
8
SELXTAL
Normally set to 0. When set to logic 1, passes the reference
frequency to the post-scaler instead of the PLL output
(defaults to 1 on power-up).
9
Reserved
Must be set to 0.
10
Reserved
Must be set to 1.
11, 12
Reserved
Must be set to 0.
13 – 14
S[0]..S[1]
PLL post-scaler / test mode select bits.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS180M-01LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-02LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-03LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-51LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-52LF | IC CLOCK GEN LOW EMI 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1577N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| ICS-16 | 制造商:MAXCONN 功能描述: |
| ICS162834 | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS162834AG-T | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS162835 | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
发布紧急采购，3分钟左右您将得到回复。