- 您现在的位置：买卖IC网 > PDF目录2070 > ICS1574BMT (IDT, Integrated Device Technology Inc)IC CLOCK GEN PROGR LASER 16-SOIC PDF资料下载
参数资料
| 型号： | ICS1574BMT |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 6/12页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN PROGR LASER 16-SOIC |
| 产品变化通告： | Product Discontinuation 13/May/2009 |
| 标准包装： | 2,500 |
| 类型： | 时钟/频率合成器，时钟发生器 |
| PLL： | 是 |
| 输入： | 时钟，晶体 |
| 输出： | CMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 400MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
| 其它名称： | 1574BMT |
3
ICS1574B
PCLK Programmable Divider
The ICS1574B has a programmable divider (referred to in Fig-
ure 1 as the PCLK divider) that is used to generate the PCLK
clock frequency for the pixel clock output. The modulus of
this divider may be set to 3, 4, 5, 6, 8, 10, 12, 16 or 20 under
register control. The design of this divider permits the output
duty factor to be 50/50, even when an odd modulus is se-
lected. The input frequency to this divider is the output of the
PLL post-scaler described below:
The phase of the PCLK output is aligned with the internal
high frequency PLL clock (FVCO) immediately after the asser-
tion of the PCLKEN input pulse (active low if PCLKEN_POL
bit is 0 or active high if PCLKEN_POL bit is 1).
When PCLKEN is deasserted, the PCLK output will complete
its current cycle and remain at VDD until the next PCLKEN
pulse. The minimum time PCLKEN must be disabled
(TPULSE) is 1/FPCLK.
See Figure 2a for an example of PCLKEN enable (negative
polarity) vs. PCLK timing sequences.
Figure 2a
Figure 2b
s
e
u
l
a
V
K
r
e
d
i
v
i
D
K
L
C
PK
32
a
45
.
3
b
43
55
.
4
65
.
3
a
85
.
5
b
85
0
17
2
15
.
6
a
6
15
.
9
b
6
19
0
22
1
TK = K TVCO
Td = LOGIC PROP.DELAY TIME
(typically 9ns with a 10pF load on PCLK)
TVCO = 1/FVCO
The resolution of Ton is one VCO cycle.
The time required for a PCLK cycle start following a PCLKEN
enable is described by Figure 2b and the following table:
Typical values for Tr and Tf with a 10pF load on PCLK are
1ns.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS180M-01LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-02LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-03LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-51LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-52LF | IC CLOCK GEN LOW EMI 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1577N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| ICS-16 | 制造商:MAXCONN 功能描述: |
| ICS162834 | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS162834AG-T | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS162835 | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
发布紧急采购，3分钟左右您将得到回复。