- 您现在的位置：买卖IC网 > PDF目录9982 > ICS1894K-32LF (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 32QFN PDF资料下载
参数资料
| 型号： | ICS1894K-32LF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 4/50页 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 32QFN |
| 标准包装： | 490 |
| 类型： | PHY 收发器 |
| 规程： | MII，RMII |
| 电源电压： | 3.14 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN 裸露焊盘（5x5） |
| 包装： | 托盘 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
ICS1894-32
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
PHYCEIVER
IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
12
ICS1894-32
REV M 021512
Power Management
The ICS1894-32 supports a Deep Power Mode (DPD) that
is enabled under the following conditions:
1. The Phy is not Receiving any signal from the partner (Link
Down)
2. The MAC is not transmitting data to the Phy (TXEN Low)
Once the above conditions are met, the Phy goes into DPD
mode after 32s (typical).
The logic internal to the device can be selectively shut down
in DPD mode depending on Register 24 Bits 8-4.
Block Diagram of the Different Sections of the PHY as Affected by Register 24 bits
Clock Reference Interface
The REFIN pin provides the ICS1894-32 Clock Reference
Interface. The ICS1894-32 requires a single clock reference
with a frequency of 25 MHz ±50 parts per million. This
accuracy is necessary to meet the interface requirements of
the ISO/IEEE 8802-3 standard, specifically clauses 22.2.2.1
and 24.2.3.4. The ICS1894-32 supports two clock source
configurations: a CMOS oscillator or a CMOS driver. The
input to REFIN is CMOS (10% to 90% VDD), not TTL.
Alternately, a 25MHz crystal may be used.
TPLL
Controlled by Register 24.7
XMIT_DAC
Controlled
by Register
24.5
TX_STRUCTURE
If XMIT_DAC is
powered down,
this block is
High_Z
OUT
IN
RX and
Equalizer
Controlled by
Register 24.6
CDR
Controlled by
Register 24.4
Reference Clock
10/100M Drive Clock
Bias Current
Bias for Rx
Bias for 10/100M
BGAP
Vbg
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72261LA15PF | IC FIFO 8192X18 LP 15NS 64QFP |
| VE-B5F-IV-F1 | CONVERTER MOD DC/DC 72V 150W |
| MS27473T12A98SA | CONN PLUG 10POS STRAIGHT W/SCKT |
| VE-B5D-IV-F4 | CONVERTER MOD DC/DC 85V 150W |
| IDT72255LA20PFI | IC FIFO 8KX18 LP 20NS 64QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1894K-32LFT | 功能描述:PHYCEIVER LOW PWR 3.3V 32QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 产品培训模块:RS-232 & USB Transceiver 标准包装:2,000 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SSOP（0.209"，5.30mm 宽） 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:296-19849-2 |
| ICS1894K-33LF | 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 32QFN |
| ICS1894K-33LFT | 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 32QFN |
| ICS1894K-34LF | 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 32QFN |
| ICS1894K-34LFT | 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 32QFN |
发布紧急采购，3分钟左右您将得到回复。