- 您现在的位置：买卖IC网 > PDF目录65531 > ICS663MT PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 PDF资料下载
参数资料
| 型号： | ICS663MT |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封装： | 0.150 INCH, SOIC-8 |
| 文件页数： | 1/7页 |
| 文件大小： | 146K |
| 代理商： | ICS663MT |
ICS663
MDS 663 D
1
Revision 062904
Integrat ed Circuit Systems ● 525 Race Stre et, San Jo se, CA 9 5126 ● te l (40 8 ) 2 97-12 01 ● www.ics t.co m
PLL BUILDING BLOCK
Description
The ICS663 is a low cost Phase-Locked Loop (PLL)
designed for clock synthesis and synchronization.
Included on the chip are the phase detector, charge
pump, Voltage Controlled Oscillator (VCO) and an
output buffer. Through the use of external reference
and VCO dividers (implemented with the ICS674-01,
for example), the user can easily configure the device
to lock to a wide variety of input frequencies.
The phase detector and VCO functions of the device
can also be used independently. This enables the
configuration of other PLL circuits. For example, the
ICS663 phase detector can be used to control a VCXO
circuit such as the MK3754.
For applications requiring Power Down or Output
Enable features, please refer to the ICS673-01.
Features
Packaged in 8-pin SOIC
Output clock range 1 MHz to 100 MHz (3.3 V), 1 MHz
to 120 MHz (5 V)
External PLL loop filter enables configuration for a
wide range of input frequencies
Ability to accept an input clock in the kHz range
(video Hsync, for example)
25 mA output drive capability at TTL levels
Lower power CMOS process
+3.3 V ±5% or +5 V ±10% operating voltage
Used along with the ICS674-01, forms a complete
PLL circuit
Phase detector and VCO blocks can be used
independently for other PLL configurations
Industrial temperature version available
For better jitter performance, use the MK1575
Block Diagram
REF IN
P hase/
Frequency
De te cto r
VCO
4
2
SEL
LFR
LF
UP
FBIN
DOW N
I
cp
I
cp
CL K
VDD
MU X
1
0
E xternal F eedback D ivider
(such as the IC S 674-01)
C lock Input
相关PDF资料 |
PDF描述 |
|---|---|
| ICS663M | PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS664G-03LFT | 148.5 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS664G-03T | 148.5 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS664G-03 | 148.5 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS664G-04TR | 148.5 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS664-01 | 制造商:ICS 制造商全称:ICS 功能描述:Digital Video Clock Source |
| ICS664-02 | 制造商:ICS 制造商全称:ICS 功能描述:PECL Digital Video Clock Source |
| ICS664-03 | 制造商:ICS 制造商全称:ICS 功能描述:Digital Video Clock Source |
| ICS664-03LF | 制造商:ICS 制造商全称:ICS 功能描述:Digital Video Clock Source |
| ICS664-03LFT | 制造商:ICS 制造商全称:ICS 功能描述:Digital Video Clock Source |
发布紧急采购，3分钟左右您将得到回复。