参数资料
型号: ICS8745BYIT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 8745 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封装: 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32
文件页数: 5/20页
文件大小: 1383K
代理商: ICS8745BYIT
ICS8745BI
1:5 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
IDT / ICS LVDS ZERO DELAY CLOCK GENERATOR
13
ICS8745BYIREV. C APRIL 16, 2007
Schematic Example
The schematic of the ICS8745BI layout example is shown in Figure
5A. The ICS8745BI recommended PCB board layout for this
example is shown in Figure 5B. This layout example is used as a
general guideline. The layout in the actual system will depend on
the selected component types, the density of the components, the
density of the traces, and the stack up of the P.C. board.
Figure 5A. ICS8745BI LVDS Zero Delay Buffer Schematic Example
U3
8745
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
17
18
19
20
21
22
23
24
32 31 30 29 28 27 26 25
SEL0
SEL1
CLK0
nCLK0
CLK1
nCLK1
CLK_SEL
MR
VDD nF
B
_IN
FB_
IN
SEL
2
GND nQ0
Q0 VDDO
nQ1
Q1
GND
nQ2
Q2
VDDO
nQ3
Q3
VDD
P
LL_S
E
L
VDDA SEL
3
VDDO
Q4
nQ4 GND
SP = Space (i.e. not intstalled)
C16
10u
CLK_SEL
C2
0.1uF
VDDO=3.3V
C11
0.01u
RD3
SP
VDD
(U1-9)
VDD=3.3V
SEL[3:0] = 0101,
Divide by 2
RU3
1K
Zo = 50 Ohm
(77.76 MHz)
RU4
1K
RU5
SP
SEL0
RD4
SP
(155.5 MHz)
SEL2
RU6
1K
C4
0.1uF
C1
0.1uF
RU7
SP
3.3V PECL Driver
CLK_SEL
RD2
1K
RD5
1K
VDDO
SEL1
VDDO
(U1-28)
SEL
3
R8A
50
R7
10
R9
50
Zo = 50 Ohm
R2
100
Decoupling capacitor located near the power pins
R10
50
SEL3
RU2
SP
RD6
SP
R4
100
VDD
SEL0
(U1-32)
SEL2
C6
0.1uF
RD7
1K
Zo = 50 Ohm
SEL1
3.3V
(U1-16)
PLL_SEL
VDD
VDDA
(U1-22)
C5
0.1uF
PL
L_
SEL
Zo = 50 Ohm
LVDS_input
+
-
相关PDF资料
PDF描述
ICS8745BYI 8745 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
ICS874S02AMILF 874S SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS874S02AMI 874S SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS874S02AMIT 874S SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS874S02BMILF 874S SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
相关代理商/技术参数
参数描述
ICS8745BYLF 功能描述:IC CLK GEN 5LVDS 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP(0.175",4.40mm 宽) 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR
ICS8745BYLFT 功能描述:IC CLK GEN 1:5 DIFF-LVDS 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT
ICS874S02BMI 制造商:Integrated Device Technology Inc 功能描述:IC CLK GENERATOR ZDB 20SOIC
ICS874S02BMILF 功能描述:IC CLK GEN 1:1 DIFF ZD 20SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:27 系列:Precision Edge® 类型:频率合成器 PLL:是 输入:PECL,晶体 输出:PECL 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/是 频率 - 最大:800MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 5.25 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC 包装:管件
ICS874S02BMILFT 功能描述:IC CLK GEN 1:1 DIFF ZD 20SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT