- 您现在的位置：买卖IC网 > PDF目录362809 > ICS9248-199 Frequency Generator for SIS 735/740 with AMD K7 Processor PDF资料下载
参数资料
| 型号： | ICS9248-199 |
| 英文描述： | Frequency Generator for SIS 735/740 with AMD K7 Processor |
| 中文描述： | 频率发生器与AMD k7的处理器为SIS的740分之735 |
| 文件页数： | 2/21页 |
| 文件大小： | 181K |
| 代理商： | ICS9248-199 |
2
ICS9248-199
0376E—12/23/02
Pin Configuration
PIN NUMBER
PIN NAME
TYPE
DESCRIPTION
1, 11, 17, 21, 25,
36
VDD
PWR
3.3V Power supply for SDRAM output buffers, PCI output buffers,
reference output buffers and 48MHz output.
Frequency select pin.
14.318 MHz reference clock.
Frequency select pin.
14.318 MHz reference clock.
FS0
REF0
FS1
REF1
IN
OUT
IN
OUT
4, 5, 8, 14, 20,
24, 26, 34, 39,
42, 46
6
7
GND
PWR
Ground pin for outputs.
X1
X2
FS2
IN
Crystal input,nominally 14.318MHz.
Crystal output, nominally 14.318MHz.
Frequency select pin.
PCI clock output, not affected by PCI_STOP#.
Frequency select pin.
PCI clock output.
Frequency select pin.
PCI clock output.
PCI clock outputs.
AGP outputs defined as 2X PCI. These may not be stopped.
48MHz output clock.
AGP frequency select pin.
Clock output for super I/O/USB default is 24MHz.
Clock pin of I
2
C circuitry 5V tolerant.
Data pin for I
2
C circuitry 5V tolerant.
Stops all AGP clocks besides the AGP_F clocks at logic 0 level,
when input low.
Stops all SDRAM clocks at logic 0 level, when input low
(when MODE active).
Asynchronous active low input pin used to power down the device
into a low power state. The internal clocks are disabled and the
VCO and the crystal are stopped. The latency of the power down will
not be greater than 3ms.
Stops all CPUCLKs clocks at logic 0 level, when input low.
Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level,
when input low.
SDRAM clock output.
No connect pins.
CPU clock output.
Supply for CPU and IOAPIC clocks at 2.5V nominal.
Complementary clocks of differential pair CPU outputs. This clock is
180° out of phase with SDRAM clocks. These open drain outputs
need an external 1.5V pull-up.
"True" clocks of differential pair CPU outputs. This clock is in phase
with SDRAM clocks. This open drain output needs an external 1.5V
pull-up.
2.5V clock output.
OUT
IN
OUT
IN
OUT
IN
OUT
OUT
OUT
OUT
IN
OUT
IN
I/O
PCICLK_F
FS3
PCICLK0
FS4
PCICLK1
PCICLK (4:2)
AGPCLK (1:0)
48MHz
AGPSEL
24_48MHz
SCLK
SDATA
16, 15, 13
19, 18
22
27
28
29
AGP_STOP#
IN
30
SDRAM_STOP#
IN
31
PD#
IN
32
CPU_STOP#
IN
33
PCI_STOP#
IN
35
SDRAM
NC
CPUCLK
VDDL
OUT
-
OUT
PWR
37, 38
40
41, 45, 48
43
CPUCLKC0
OUT
44
CPUCLKT0
OUT
47
IOAPIC
OUT
2
9
10
23
3
12
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9248YF-199-T | Frequency Generator for SIS 735/740 with AMD K7 Processor |
| ICS932S200 | Frequency Timing Generator for Dual Server/Workstation Systems |
| ICS932S200YF-T | Frequency Timing Generator for Dual Server/Workstation Systems |
| ICS932S200YG-T | Frequency Timing Generator for Dual Server/Workstation Systems |
| ICS94241 | Programmable TCH⑩ for Differential PIII⑩ Processor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9248-20 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9248-39 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9248-50 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
| ICS9248-50_1 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
| ICS9248-55 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/Pro/IITM System Clock Chip |
发布紧急采购，3分钟左右您将得到回复。