- 您现在的位置：买卖IC网 > PDF目录362809 > ICS94241FLF-T Programmable TCH⑩ for Differential PIII⑩ Processor PDF资料下载
参数资料
| 型号： | ICS94241FLF-T |
| 英文描述： | Programmable TCH⑩ for Differential PIII⑩ Processor |
| 中文描述： | 可编程清桦⑩⑩微分PIII处理器 |
| 文件页数： | 13/16页 |
| 文件大小： | 153K |
| 代理商： | ICS94241FLF-T |
13
ICS94241
0453C—10/26/04
Fig. 1
Shared Pin Operation -
Input/Output Pins
The I/O pins designated by (input/output) serve as dual
signal functions to the device. During initial power-up,
they act as input pins. The logic level (voltage) that is
present on these pins at this time is read and stored into
a 5-bit internal data latch. At the end of Power-On reset,
(see AC characteristics for timing values), the device
changes the mode of operations for these pins to an
output function. In this mode the pins produce the
specified buffered clocks to external loads.
To program (load) the internal configuration register for
these pins, a resistor is connected to either the VDD
(logic 1) power supply or the GND (logic 0) voltage
potential. A 10 Kilohm (10K) resistor is used to provide
both the solid CMOS programming voltage needed during
the power-up programming period and to provide an
insignificant load on the output clock during the subsequent
operating period.
Via to
VDD
Clock trace to load
Series Term. Res.
Programming
Header
Via to Gnd
Device
Pad
2K
8.2K
Figure 1 shows a means of implementing this function
when a switch or 2 pin header is used. With no jumper is
installed the pin will be pulled high. With the jumper in
place the pin will be pulled low. If programmability is not
necessary, than only a single resistor is necessary. The
programming resistors should be located close to the
series termination resistor to minimize the current loop
area. It is more important to locate the series termination
resistor close to the driver than the programming resistor.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS950218 | Programmable Timing Control Hub TM for P4 TM |
| ICS950218YFLF-T | Programmable Timing Control Hub TM for P4 TM |
| ICS951402 | Programmable Timing Control Hub for P4 processor |
| ICS951402YFLF-T | Programmable Timing Control Hub for P4 processor |
| ICS951402YGLF-T | Programmable Timing Control Hub for P4 processor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS948AI147L | 制造商:ICS 制造商全称:ICS 功能描述:LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER |
| ICS950104 | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Clock Chip for PIII Processor |
| ICS950104YFT | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Clock Chip for PIII Processor |
| ICS950201 | 制造商:ICS 制造商全称:ICS 功能描述:Programmable Timing Control Hub⑩ for P4⑩ |
| ICS950201AFLF | 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:TCH™ 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
发布紧急采购，3分钟左右您将得到回复。