- 您现在的位置：买卖IC网 > PDF目录378603 > ICSSSTUAF32868AHLFT (INTEGRATED DEVICE TECHNOLOGY INC) 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 PDF资料下载
参数资料
| 型号： | ICSSSTUAF32868AHLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 通用总线功能 |
| 英文描述： | 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| 中文描述： | 32868 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA176 |
| 封装： | LEAD FREE, MO-246, LFBGA-176 |
| 文件页数： | 11/22页 |
| 文件大小： | 468K |
| 代理商： | ICSSSTUAF32868AHLFT |
ICSSSTUAF32868A
28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
11
ICSSSTUAF32868A
7094/14
Terminal Functions
Terminal Name
Electrical
Characteristics
Ground Input
1.8V nominal
0.9V nominal
Differential Input
Differential Input
LVCMOS Input
LVCMOS Input
Description
GND
V
DD
V
REF
CLK
CLK
C
RESET
Ground
Power Supply Voltage
Input Reference Clock
Positive Master Clock Input
Negative Master Clock Input
Configuration Control Inputs - Register A or Register B
Asynchronous Reset Input. Resets registers and disables Vref data
and clock differential-input receivers.
Chip select gate enable – When high, D1-D28 inputs will be latched
only when at least one chip select input is low during the rising edge
of the clock. When low, the D1-D28 inputs will be latched and
redriven on every rising edge of the clock.
Data Input. Clocked in on the crossing of the rising edge of CLK
and the falling edge of CLK.
Chip select inputs – These pins initiate DRAM address/command
decodes, and as such at least one will be low when a valid
address/command is present. The Register can be programmed to
redrive all D inputs (CSGEN high) only when at least one chip select
input is low. If CSGEN, DCS0, and DCS1 inputs are high, D1-D28
inputs will be disabled.
The outputs of this register bit will not be suspended by the DCS0
and DCS1 controls
The outputs of this register bit will not be suspended by the DCS0
and DCS1 controls
Parity Input arrives one cycle after corresponding data input
Data Outputs that are suspended by the DCS0 and DCS1 controls
Data Output that will not be suspended by the DCS0 and DCS1
controls
Data Output that will not be suspended by the DCS0 and DCS1
controls
Data Output that will not be suspended by the DCS0 and DCS1
controls
Output Error bit, generated one cycle after the corresponding data
output
No Connection
CSGEN
LVCMOS Input
D1 - D28
SSTL_18 Input
DCS0, DCS1
SSTL_18 Input
DCKE0, DCKE1
SSTL_18 Input
DODT0, DODT1
SSTL_18 Input
PAR_IN
Q1 - Q28
QCS0, QCS1
SSTL_18 Input
1.8V CMOS
1.8V CMOS
QCKE0, QCKE1
1.8V CMOS
QODT0, QODT1
1.8V CMOS
QERR
Open Drain Output
NC
相关PDF资料 |
PDF描述 |
|---|---|
| ICSSSTUAH32865A | 25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAH32865AHLFT | 25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICTE-10 | GT 35C 35#12 SKT RECP |
| ICTE-10 | GT 31C 31#16 PIN RECP |
| ICTE-10C | GT 3C 3#16S PIN RECP BOX RM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICSSSTUAF32868B | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32868BHLF | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32869A | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32869AHLF | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAH32865A | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
发布紧急采购，3分钟左右您将得到回复。