- 您现在的位置：买卖IC网 > PDF目录378608 > IDT5T2010 (Integrated Device Technology, Inc.) 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK PDF资料下载
参数资料
| 型号： | IDT5T2010 |
| 厂商： | Integrated Device Technology, Inc. |
| 英文描述： | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| 中文描述： | 2.5V的零延迟PLL时钟驱动器TERACLOCK |
| 文件页数： | 5/23页 |
| 文件大小： | 157K |
| 代理商： | IDT5T2010 |
5
INDUSTRIAL TEMPERATURE RANGE
IDT5T2010
2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK
PIN DESCRIPTION, CONTINUED
Symbol
I/O
Type
REF_SEL
I
LVTTL
(1)
nsOE
I
LVTTL
(1)
Description
Reference clock select. When LOW, selects REF
0
and
REF
0
/V
REF
0.
When HIGH, selects REF
1
and
REF
1
/V
REF
1.
Synchronous output enable. When
nsOE
is HIGH, nQ
[1:0]
are synchronously stopped. OMODE selects whether the outputs are gated
LOW/HIGH or tri-stated. When OMODE is HIGH, PE determnes the level at which the outputs stop. When PE is LOW/HIGH, the
nQ
[1:0]
is stopped in a HIGH/LOW state. When OMODE is LOW, the outputs are tri-stated. Set
nsOE
LOW for normal operation.
Feedback clock output
Complementary feedback clock output
Five banks of two outputs
Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input
Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LOW)
compatible. Used in conjuction with V
DDQ
to set the interface levels.
Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference
clock (has internal pull-up).
Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on each bank (See Control Summary table)
Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on the feedback bank (See Control Summary table)
Selects appropriate oscillator circuit based on anticipated frequency range. (See VCO Frequency Range Select.)
3-level inputs for feedback input divider selection (See Divide Selection table)
PLL enable/disable control. Set LOW for normal operation. When
PLL_EN
is HIGH, the PLL is disabled and REF
[1:0]
goes to all outputs.
Power down control. When
PD
is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs
are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determnes the level at which the outputs stop. When PE is LOW/
HIGH, the nQ
[1:0]
and QFB are stopped in a HIGH/LOW state, while the
QFB
is stopped in a LOW/HIGH state. When OMODE is
LOW, the outputs are tri-stated. Set
PD
HIGH for normal operation.
PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the
inputs. The output will be 2.5V LVTTL.
Output disable control. Determnes the outputs' disable state. Used in conjunction with
nsOE
and
PD
. (See Output Enable/Disable and
Powerdown tables.)
Power supply for output buffers. When using 2.5V LVTTL, V
DDQ
should be connected to V
DD.
Power supply for phase locked loop, lock output, inputs, and other internal circuitry
Ground
QFB
QFB
nQ
[1:0]
RxS
TxS
O
O
O
I
I
Adjustable
(2)
Adjustable
(2)
Adjustable
(2)
3-Level
(3)
3-Level
(3)
PE
I
LVTTL
(1)
nF
[2:1]
FBF
[2:1]
FS
DS
[1:0]
PLL_EN
PD
I
I
I
I
I
I
LVTTL
(1)
LVTTL
(1)
LVTTL
(1)
3-Level
(3)
LVTTL
(1)
LVTTL
(1)
LOCK
O
LVTTL
OMODE
I
LVTTL
(1)
V
DDQ
V
DD
GND
PWR
PWR
PWR
NOTES:
1. Pins listed as LVTTL inputs will accept 2.5V signals under all conditions. If the output is operating at 1.8V or 1.5V, the LVTTL inputs will accept 1.8V LVTTL signals as well.
2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate V
DDQ
voltage.
3. 3-level inputs are static inputs and must be tied to V
DD
or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.
OUTPUT ENABLE/DISABLE
nsOE
OMODE
Output
L
X
Normal Operation
H
L
Tri-State
H
H
Gated
(1)
NOTE:
1. The level to be set on FS is determned by the nomnal operating frequency of the
VCO. The VCO frequency (F
NOM
) always appears at nQ
[1:0]
outputs when they are
operated in their undivided modes. The frequency appearing at the REF
[1:0]
and
REF
[1:0]
/V
REF
[1:0]
and FB and
FB
/V
REF
2 inputs will be F
NOM
when the QFB and
QFB
are undivided and DS
[1:0]
= MM. The frequency of REF
[1:0]
and
REF
[1:0]
/V
REF
[1:0]
and FB and
FB
/V
REF
2 inputs will be F
NOM
/2 or F
NOM
/4 when the part is configured for
frequency multiplication by using a divided QFB and
QFB
and setting DS
[1:0]
= MM
Using the DS
[1:0]
inputs allows a different method for frequency multiplication (see
Divide Selection table).
VCO FREQUENCY RANGE SELECT
FS
(1)
Min.
LOW
50
HIGH
100
Max.
125
250
Unit
MHz
MHz
NOTE:
1. PE determnes the level at which the outputs stop. When PE is LOW/HIGH, the
nQ
[1:0]
is stopped in a HIGH/LOW state.
NOTE:
1. PE determnes the level at which the outputs stop. When PE is LOW/HIGH, the
nQ
[1:0]
and QFB are stopped in a HIGH/LOW state, while the
QFB
is stopped in a
LOW/HIGH state.
POWERDOWN
PD
H
L
L
OMODE
X
L
H
Output
Normal Operation
Tri-State
Gated
(1)
相关PDF资料 |
PDF描述 |
|---|---|
| IDT5T2010BBI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010NLI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5V927 | Quad Output Clock Generator |
| IDT7006 | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7014S25JI | HIGH-SPEED 4K x 9DUAL-PORT STATIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT5T2010BBGI | 功能描述:IC CLK DVR ZD PLL 2.5V 144-BGA RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5T2010BBGI8 | 功能描述:IC CLK DVR ZD PLL 2.5V 144-BGA RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5T2010BBI | 功能描述:IC CLK DVR ZD PLL 2.5V 144-BGA RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5T2010NLGI | 功能描述:IC CLK DVR ZD PLL 2.5V 68-VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5T2010NLGI8 | 功能描述:IC CLK DVR ZD PLL 2.5V 68-VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
发布紧急采购，3分钟左右您将得到回复。