- 您现在的位置：买卖IC网 > PDF目录67712 > IDT5T9110BBI8 (INTEGRATED DEVICE TECHNOLOGY INC) 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 PDF资料下载
参数资料
| 型号： | IDT5T9110BBI8 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 |
| 封装： | PLASTIC, BGA-144 |
| 文件页数： | 19/23页 |
| 文件大小： | 171K |
| 代理商： | IDT5T9110BBI8 |
5
INDUSTRIALTEMPERATURERANGE
IDT5T9110
2.5V PROGRAMMABLE SKEW PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK
Output skew with respect to the REF[1:0] and
REF[1:0]/VREF[1:0] input is
adjustable to compensate for PCB trace delays, backplane propagation
delays or to accommodate requirements for special timing relationships
between clocked components. Skew is selectable as a multiple of a time
unit (tU) which ranges from 250ps to 1.25ns (see Programmable Skew
Range and Resolution Table). There are 18 skew/divide configurations
available for each output pair. These configurations are chosen by the
nF[2:0]/FBF[2:0] control pins. In order to minimize the number of control
pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for
but not restricted to hard-wiring. Undriven 3-level inputs default to the
MID level. The Control Summary Table shows how to select specific
skew taps by using the nF[2:0]/FBF[2:0] control pins.
PROGRAMMABLESKEW
EXTERNALDIFFERENTIALFEEDBACK
By providing a dedicated external differential feedback, the IDT5T9110
gives users flexibility with regard to skew adjustment. The FB and
FB/
VREF2 signals are compared with the input REF[1:0] and
REF[1:0]/VREF[1:0]
signals at the phase detector in order to drive the VCO. Phase differ-
ences cause the VCO of the PLL to adjust upwards or downwards
accordingly.
An internal loop filter moderates the response of the VCO to the
phase detector. The loop filter transfer function has been chosen to
provide minimal jitter (or frequency variation) while still providing accu-
rate responses to input frequency changes.
NOTES:
1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed.
2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at nQ and
nQ outputs
when they are operated in their undivided modes. The frequency appearing at the REF[1:0] and
REF[1:0]/VREF[1:0] and FB and FB/VREF2 inputs will be FNOM when the QFB and
QFB are undivided and DS[1:0] = MM. The frequency of the REF[1:0] and REF[1:0]/VREF[1:0] and FB and FB/VREF2 inputs will be FNOM /2 or FNOM /4 when the part is configured
for frequency multiplication by using a divided QFB and
QFB and setting DS[1:0] = MM. Using the DS[1:0] inputs allows a different method for frequency multiplication (see Divide
Selection Table).
3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed QFB and
QFB output is used for feedback, then adjustment range will be greater.
For example if a 4tU skewed output is used for feedback, all other outputs will be skewed –4tU in addition to whatever skew value is programmed for those outputs. ‘Max adjustment’
range applies to all output pairs where ±7tU skew adjustment is possible and at the lowest FNOM value.
FS = LOW
FS = HIGH
Comments
Timing Unit Calculation (tU)
1/(16 x FNOM)
VCO Frequency Range (FNOM)(1,2)
50 to 125MHz
100 to 250MHz
Skew Adjustment Range(3)
Max Adjustment:
±8.75ns
±4.375ns
ns
±157.5°
Phase Degrees
±43.75%
% of Cycle Time
Example 1, FNOM = 50MHz
tU = 1.25ns
—
Example 2, FNOM = 75MHz
tU = 0.833ns
—
Example 3, FNOM = 100MHz
tU = 0.625ns
Example 4, FNOM = 150MHz
—
tU = 0.417ns
Example 5, FNOM = 200MHz
—
tU = 0.313ns
Example 6, FNOM = 250MHz
—
tU = 0.25ns
PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE
相关PDF资料 |
PDF描述 |
|---|---|
| IDT5T9110BBI | 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 |
| IDT5T9304PGGI | 5T SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDT5T9310NLGI | 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| IDT5T93GL02PGGI8 | 5T SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| IDT5T93GL04PGI8 | 5T SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT5T915PAGI | 功能描述:IC CLK BUFF 1:5 250MHZ 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:- 标准包装:74 系列:- 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL，LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:管件 |
| IDT5T915PAGI8 | 功能描述:IC CLK BUFF 1:5 250MHZ 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:- 标准包装:74 系列:- 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL，LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:管件 |
| IDT5T929-10NLGI | 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| IDT5T929-10NLGI8 | 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| IDT5T929-30NLGI | 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
发布紧急采购，3分钟左右您将得到回复。