- 您现在的位置：买卖IC网 > PDF目录67712 > IDT5T9310NLGI (INTEGRATED DEVICE TECHNOLOGY INC) 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 PDF资料下载
参数资料
| 型号： | IDT5T9310NLGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| 封装： | PLASTIC, QFN-40 |
| 文件页数： | 7/13页 |
| 文件大小： | 225K |
| 代理商： | IDT5T9310NLGI |
INDUSTRIALTEMPERATURERANGE
IDT5T9310
2.5VLVDS1:10CLOCKBUFFERTERABUFFERII
3
Symbol
Description
Max
Unit
VDD
Power Supply Voltage
–0.5 to +3.6
V
VI
Input Voltage
–0.5 to +3.6
V
VO
Output Voltage(2)
–0.5 to VDD +0.5
V
TSTG
Storage Temperature
–65 to +150
°C
TJ
Junction Temperature
150
°C
ABSOLUTE MAXIMUM RATINGS(1)
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. Not to exceed 3.6V.
Symbol
Parameter
Min
Typ.
Max.
Unit
CIN
Input Capacitance
——
3pF
CAPACITANCE(1) (TA = +25°C, F = 1.0MHz)
NOTE:
1. This parameter is measured at characterization but not tested
Symbol
Description
Min.
Typ.
Max.
Unit
TA
AmbientOperatingTemperature
–40
+25
+85
°C
VDD
InternalPowerSupplyVoltage
2.3
2.5
2.7
V
RECOMMENDED OPERATING RANGE
PIN DESCRIPTION
Symbol
I/O
Type
Description
A[1:2]
I
Adjustable(1,4) Clock input. A[1:2] is the "true" side of the differential clock input.
A[1:2]
I
Adjustable(1,4) Complementary clock inputs. A[1:2] is the complementary side of A[1:2]. For LVTTL single-ended operation, A[1:2] should be set to the
desiredtogglevoltageforA[1:2]:
3.3V LVTTL VREF = 1650mV
2.5V LVTTL VREF = 1250mV
G1
I
LVTTL
Gate control for differential outputs Q1 and Q1 through Q5 and Q5. When G1is LOW, the differential outputs are active. When G1is
HIGH, the differential outputs are asynchronously driven to the level designated by GL(2).
G2
I
LVTTL
Gate control for differential outputs Q6 and Q6 through Q10 and Q10. When G2is LOW, the differential outputs are active. When G2is
HIGH, the differential outputs are asynchronously driven to the level designated by GL(2).
GL
I
LVTTL
Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true"
outputsdisableLOWand"complementary"outputsdisableHIGH.
Qn
O
LVDS
Clockoutputs
Qn
O
LVDS
Complementaryclockoutputs
SEL
I
LVTTL
Reference clock select. When LOW, selects A2 and A2. When HIGH, selects A1 and A1.
PD
I
LVTTL
Power-down control. Shuts off entire chip. If LOW, the device goes into low power mode. Inputs and outputs are disabled. Both
"true" and "complementary" outputs will pull to VDD. Set HIGH for normal operation.(3)
VDD
PWR
Power supply for the device core and inputs
GND
PWR
Power supply return for all power
N C
No connect; recommended to connect to GND
NOTES:
1. Inputs are capable of translating the following interface standards:
Single-ended 3.3V and 2.5V LVTTL levels
Differential HSTL and eHSTL levels
Differential LVEPECL (2.5V) and LVPECL (3.3V) levels
Differential LVDS levels
Differential CML levels
2. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt
pulses or be able to tolerate them in down stream circuitry.
3. It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-
up after asserting PD.
4. The user must take precautions with any differential input interface standard being used in order to prevent instability when there is no input signal.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT5T93GL02PGGI8 | 5T SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| IDT5T93GL04PGI8 | 5T SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDT5T93GL04PGGI8 | 5T SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDT5T93GL061PFI8 | 5T SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| IDT5T93GL06PFI | LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT5T9310NLGI8 | 功能描述:IC CLOCK BUFFER MUX 1:10 40VFQFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:TERABUFFER™ II 标准包装:74 系列:- 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL，LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:管件 |
| IDT5T9310NLI | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5T9316NLGI | 功能描述:IC CLK BUFFER MUX 2:16 52-VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:TERABUFFER™ II 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML，LVDS，LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) |
| IDT5T9316NLGI8 | 功能描述:IC CLK BUFFER MUX 2:16 52-VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:TERABUFFER™ II 标准包装:74 系列:- 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL，LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:管件 |
| IDT5T93GL02PGGI | 功能描述:IC CLOCK BUFFER MUX 1:2 20-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:TERABUFFER™ II 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML，LVDS，LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。