- 您现在的位置：买卖IC网 > Datasheet目录328 > IDT7027L25G (IDT, Integrated Device Technology Inc)IC SRAM 512KBIT 25NS 108PGA Datasheet资料下载
参数资料
| 型号： | IDT7027L25G |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 16/19页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 512KBIT 25NS 108PGA |
| 标准包装： | 3 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，异步 |
| 存储容量： | 512K (32K x 16) |
| 速度： | 25ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 108-BSPGA |
| 供应商设备封装： | 108-PGA（30.48x30.48） |
| 包装： | 托盘 |
| 其它名称： | 7027L25G |
IDT7027S/L
High-Speed 32K x 16 Dual-Port Static RAM
Truth Table V —
Address Bus Arbitration (4)
Industrial and Commercial Temperature Ranges
Inputs
Outputs
CE L
X
H
X
L
CE R
X
X
H
L
A OL -A 14L
A OR -A 14R
NO MATCH
MATCH
MATCH
MATCH
BUSY L (1)
H
H
H
(2)
BUSY R (1)
H
H
H
(2)
Function
Normal
Normal
Normal
Write
Inhibit (3)
3199 tbl 17
NOTES:
1. Pins BUSY L and BUSY R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT7027 are
push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address
and enable inputs of this port. If t APS is not met, either BUSY L or BUSY R = LOW will result. BUSY L and BUSY R outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when BUSY L outputs are driving LOW regardless of the actual logic level on the pin. Writes to the right port are internally
ignored when BUSY R outputs are driving LOW regardless of the actual logic level on the pin.
4. Refer to Chip Enable Truth Table.
Truth Table VI — Example of Semaphore Procurement Sequence (1,2,3)
Functions
No Action
Left Port Writes "0" to Semaphore
Right Port Writes "0" to Semaphore
Left Port Writes "1" to Semaphore
Left Port Writes "0" to Semaphore
Right Port Writes "1" to Semaphore
Left Port Writes "1" to Semaphore
Right Port Writes "0" to Semaphore
Right Port Writes "1" to Semaphore
Left Port Writes "0" to Semaphore
Left Port Writes "1" to Semaphore
NOTES:
D 0 - D 15 Left
1
0
0
1
1
0
1
1
1
0
1
D 0 - D 15 Right
1
1
1
0
0
1
1
0
1
1
1
Status
Semaphore free
Left port has semaphore token
No change. Right side has no write access to semaphore
Right port obtains semaphore token
No change. Left port has no write access to semaphore
Left port obtains semaphore token
Semaphore free
Right port has semaphore token
Semaphore free
Left port has semaphore token
Semaphore free
3199 tbl 18
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7027.
2. There are eight semaphore flags written to via I/O 0 and read from all the I/O's (I/O 0 -I/O 15 ). These eight semaphores are addressed by A 0 -A 2 .
3. CE = V IH , SEM = V IL , to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.
Functional Description
The IDT7027 provides two ports with separate control, address and
I/O pins that permit independent access for reads or writes to any location
in memory. The IDT7027 has an automatic power down feature controlled
by CE 0 and CE 1 . The CE 0 and CE 1 control the on-chip power down
circuitry that permits the respective port to go into a standby mode when
not selected ( CE = V IH ). When a port is enabled, access to the entire
memory array is permitted.
Interrupts
If the user chooses the interrupt function, a memory location (mail box
or message center) is assigned to each port. The left port interrupt flag
( INT L ) is asserted when the right port writes to memory location 7FFE
(HEX), where a write is defined as CE R = R/ W R = V IL per Truth Table
IV. The left port clears the interrupt through access of address location
7FFE when CE L = OE L = V IL , R/ W is a "don't care". Likewise, the right port
interrupt flag ( INT R ) is asserted when the left port writes to memory location
7FFF (HEX) and to clear the interrupt flag ( INT R ), the right port must read
the memory location 7FFF. The message (16 bits) at 7FFE or 7FFF is
user-defined since it is an addressable SRAM location. If the interrupt
function is not used, address locations 7FFE and 7FFF are not used as
mail-boxes by ignoring the interrupt, but as part of the random access
memory. Refer to Truth Table IV for the interrupt operation.
16
6.42
相关PDF资料 |
PDF描述 |
|---|---|
| IDT7028L20PFI | IC SRAM 1MBIT 20NS 100TQFP |
| IDT7034L20PFI | IC SRAM 72KBIT 20NS 100TQFP |
| IDT7035L20PFI | IC SRAM 144KBIT 20NS 100TQFP |
| IDT7037L20PFI | IC SRAM 576KBIT 20NS 100TQFP |
| IDT7038L15PFG | IC SRAM 1024KBIT 15NS 120TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT7027L25PF | 功能描述:IC SRAM 512KBIT 25NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，同步 存储容量:1.125M（32K x 36） 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA（17x17） 包装:带卷 (TR) 其它名称:70V3579S5BCI8 |
| IDT7027L25PF8 | 功能描述:IC SRAM 512KBIT 25NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，同步 存储容量:1.125M（32K x 36） 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA（17x17） 包装:带卷 (TR) 其它名称:70V3579S5BCI8 |
| IDT7027L25PFI | 功能描述:IC SRAM 512KBIT 25NS 100TQFP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（单线） 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-MSOP 包装:带卷 (TR) |
| IDT7027L35G | 功能描述:IC SRAM 512KBIT 35NS 108PGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| IDT7027L35PF | 功能描述:IC SRAM 512KBIT 35NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，同步 存储容量:1.125M（32K x 36） 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA（17x17） 包装:带卷 (TR) 其它名称:70V3579S5BCI8 |
发布紧急采购，3分钟左右您将得到回复。